A DESIGN APPARATUS AND A METHOD FOR GENERATING AN IMPLEMENTABLE DESCRIPTION OF A DIGITAL SYSTEM

Field of the invention

10

15

The present invention is situated in the field of design of systems. More specifically, the present invention is related to a design apparatus for digital systems, generating implementable descriptions of said systems.

The present invention is also related to a method for generating implementable descriptions of said systems.

20 State of the art

The current need for digital systems forces contemporary system designers with ever increasing design complexities in most applications where dedicated processors and other digital hardware are used, demand for new systems is rising and development time is shortening. As an example, currently there is a high interest in digital communication equipment for public access networks. Examples are modems for Asymmetric Digital Subscriber Loop (ADSL) applications, and up- and downstream Hybrid Fiber-30 Coax (HFC) communication. These modems are preferably implemented in all-digital hardware using digital signal processing (DSP) techniques. This is because of

complexity of the data processing that they require. Besides this, these systems also need short development cycles. This calls for a design methodology that starts at high level and that provides for design automation as much as possible.

One frequently used modeling description language is VHDL (VHSIC Hardware Description Language), which has been accepted as an IEEE standard since 1987. VHDL is a programming environment that produces a description of a piece of hardware. Additions to standard VHDL can be to implement features of Object Oriented Programming Languages into VHDL. This was described in the paper OO-VHDL (Computer, October 1995, pages 18-26). Another frequently used modeling description language is VERILOG.

A number of commercially available system environments support the design of complex DSP systems.

MATLAB of Mathworks Inc offers the possibility of exploration at the algorithmic level. It 20 uses the data-vector as the basic semantical feature. However, the developed MATLAB description has relationship to a digital hardware implementation, nor does MATLAB support the synthesis of digital circuits.

SPW of Alta Group offers a toolkit for the simulation of these kind of systems. SPW is typically used to simulate data-flow semantics. Data-flow semantics define explicit algorithmic iteration, whereas data-vector semantics do not. SPW relies on an extensive library and toolkit to develop systems. Unlike MATLAB, the initial description is a block-based description. Each block used in the systems appears in two different formats, (a simulatable and a synthesizable version) which results in

possible inconsistency.

COSSAP of Synopsys performs the same kind of system exploration as SPW.

DC and BC are products of Synopsys that

5 support system synthesis. These products do not provide sufficient algorithm exploration functions.

Because all of these tools support only part of the desired functionality, contemporary digital systems are designed typically with a mix of these environments.

For example, a designer might do algorithmic exploration in MATLAB, then do architecture definition with SPW, and finally map the architecture definition to an implementation in DC.

15 Aims of the invention

It is an aim of the present invention to disclose a design apparatus that allows to generate from a behavioral description of a digital system, an implementable description for said system.

It is another aim of the present invention to disclose a the design apparatus that allows for design, digital systems starting from a data vector or data flow description and generating an implementable level such as VHDL. A further aim is to perform such design tasks within one object oriented environment.

Another aim is to provide a means comprised in said design apparatus for simulating the behavior of the system at any level of the design stage or trajectory.

30 Summary of the invention

A first aspect of the present invention concerns a design apparatus compiled on a computer

10

environment for generating from a behavioral description of a system comprising at least one digital system part, an implementable description for said system, said behavioral description being represented on said computer environment 5 as a first set of objects with a first set of relations therebetween, said implementable description represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.

A behavioral description is a description which substantiates the desired behavior of a system in a formal way. In general, a behavioral description is not readily implementable since it is a high-level description, 15 and it only describes an abstract version of the system that can be simulated. An implementable description is a more concrete description that is, in contrast behavioral description, detailed enough to be implemented in software to provide an approximative simulation of real-20 behavior or in life hardware to provide a semiconductor circuit.

With design environment is meant an environment in which algorithms can be produced and run by interpretion or compilation.

With objects is meant a data structure which 25 shows all the characteristics of an object from an object oriented programming language, such as described in "Object Oriented Design" (G. Booch, Benjamin/Cummings Publishing, Redwood City, Calif., 1991).

30 Said first and second set of objects are preferably part of a single design environment.

Said design environment comprises preferably

an Object Oriented Programming Language (OOPL). Said OOPL can be C++.

Said design environment is preferably an open environment wherein new objects can be created. A closed environment will not provide the flexibility that can be obtained with an open environment and will limit the possibilities of the user.

Preferably, at least part of the input signals and output signals of said first set of objects are at least part of the input signals and output signals of said second set of objects. Essentially all of the input signals and output signals of said first set of objects can be essentially all of the input signals and output signals of said second set of objects.

At least part of the input signals and output signals of said behavioral description are preferably at least part of the input signals and output signals of said implementable description. Essentially all of the input signals and output signals of said behavioral description can be essentially all of the input signals and output signals of said implementable description.

Said first set of objects has preferably first semantics and said second set of objects has preferably second semantics. With semantics is meant the model of computation. Said first semantics is preferably a data-vector model and/or a data-flow model. Said second semantics is preferably a Finite State Machine Data Path (FSMD) data structure, comprising a control part and a data processing part, the data processing part being modeled by a signal flow graph (SFG) data structure and the control part being modeled by a FSM data structure. The terms FSMD and SFr are used interchangeably throughout the

text.

Preferably, the impact in said implementable description of at least a part of the objects of said second set of objects is essentially the same as the impact 5 in said behavioral description of at least a part of the objects of said first set of objects.

Preferably, the impact in said implementable description of essentially all of the objects of said second set of objects is essentially the same as the impact 10 in said behavioral description of essentially all of the objects of said first set of objects.

With impact is meant not only the function, but also the way the object interacts with its environment from an external point of view. A way of rephrasing this is 15 that the same interface for providing input and collecting output is present. This does not mean that the actual implementation of the data-processing between input and output is the same. The implementation is embodied by objects, which can be completely different but perform a 20 same function. In an OOPL , the use of methods of an object without knowing its actual implementation is referred to as information hiding.

The design apparatus preferably comprises means for simulating the behavior of said system said means simulating the behavior of said behavioral description, said implementable description intermediate description therebetween. Said intermediate description can be obtained after one or several refining steps from said behavioral description.

30 Preferably, at least part of said second set of objects is derived from objects belonging to said first set of objects. This can be done by using the inheritance

functionalities provided in an OOPL. Essentially all of said second set of objects can be derived from objects belonging to said first set of objects.

Said implementable description can be at refining least partly obtained by said behavioral description. Said implementable description essentially obtained refining by said behavioral description. Preferably, said refining comprises refining of objects.

The design apparatus can further comprise means to derive said first set of objects from a vector description, preferably a MATLAB description, describing said system as a set of operations on data vectors, means for simulating statically or demand-driven scheduled dataflow on said dataflow description and/or means for clock-cycle true simulating said digital system using said dataflow description and/or one or more of said SFG data structures.

In a preferred embodiment, said implementable description is an architecture description of said system, said system advantageously further comprising means for said translating architecture description into synthesizable description of said system, said synthesizable description being directly implementable in 25 hardware. Said synthesizable description is preferably a netlist of hardware building blocks. Said hardware is preferably a semiconductor chip or a electronic circuit comprising semiconductor chips.

A synthesizable description is a description 30 of the architecture of a semiconductor that can be synthesized without further processing of the description. An example is a VHDL description. Said means for translating said architecture description into a synthesizable description can be Cathedral-3 or Synopsys DC.

A second aspect of the present invention is a method for designing a system comprising at least one digital part, comprising a refining step wherein a behavioral description of said system is transformed into an implementable description of said system, said behavioral description being represented as a first set of objects with a first set of relations therebetween and said implementable description being represented as a second set of objects with a second set of relations therebetween.

Said refining step preferably comprises

15 translating behavioral characteristics at least partly into
structural characteristics. Said refining step can comprise
translating behavioral characteristics completely into
structural characteristics.

Said method can further comprise a simulation 20 step in which the behavior of said behavioral description, said implementable description and/or any intermediate description therebetween is simulated.

Said refining step can comprises the addition of new objects, permitting interaction with existing objects, and adjustments to said existing objects allowing said interaction.

Preferably, said refining step is performed in an open environment and comprises expansion of existing objects. Expansion of existing objects can include the addition to an object of methods that create new objects. Said object is said to be expanded with the new objects. The use of expandable objects allows to use meta-code

generation: creating expandable objects implies an indirect creation of the new objects.

Said behavioral description and said implementable description are preferably represented in a single design environment, said single design environment advantageously being an Object Oriented Programming Language, preferably C++.

Preferably, said first set of objects has first semantics and said second set of objects has second semantics. Said first semantics is preferably a data-vector model and/or a data-flow model. Said second semantics is preferably an SFG data structure.

The refining step comprises preferably a first refining step wherein said behavioral description

15 being a data-vector model is at least partly transformed into a data-flow model. Advantageously, said data-flow model is an untimed floating point data-flow model.

Said refining step preferably further comprises a second refining step wherein said data-flow model is at least partly transformed into an SFG model. Said data-flow model can be completely transformed into an SFG model.

In preferred embodiment, said first refining step comprises the steps of determining the input vector lengths of input, output and intermediate signals, 25 determining the amount of parallelism of operations that process input signals under the form of a vector to output signals, determination of objects, connections between objects and signals between objects of said data-flow model, and determining the wordlength of said signals 30 between objects. In the sequel of this application, the term "actors" is also used to denote objects. Connections

10

between objects are denoted as "edges" and signals between objects are denoted as "tokens". Said step of determining amount of parallelism can preferably determining the amount of parallelism for every data vector and reducing the unspecified communication bandwidth of said data-vector model to a fixed number of communication buses in said data-flow model. Said step of determination edges and tokens of said data-flow model of actors, preferably comprises defining one or a group of data vectors in said first data-vector model as actors; defining data precedences crossing actor bounds, as edges, said edges behaving like queues and transporting tokens between actors; construct a system schedule and run a simulation on a computer environment. Said second refining step comprises preferably transforming said tokens from floating point to fixed point. Preferably, said SFG model is a timed fixed point SFG model.

Said second set of objects with said second set of relations therebetween are preferably at least partly derived from said first set of objects with said first set of relations therebetween. Objects belonging to said second set of objects are preferably new objects, identical with and/or derived by inheritance from objects from said first set of objects, or a combination thereof.

Several of said SFG models can be combined with a finite state machine description resulting in an implementable description. Said implementable description can be transformed to synthesizable code, said synthesizable code preferably being VHDL code.

Another aspect of the present invention is a method for simulating a system, wherein a description of a system is transformed into compilable C++ code.

25

Preferably, said description is an SFG data structure and said compilable C++ code is used to perform clock cycle true simulations.

Several SFG data structures can be combined 5 with a finite state machine description resulting in an implementable description, said implementable description being said compilable C++ code suitable for simulating said system as software.

A clock-cycle true simulation of a system 10 uses one or more SFG data structures.

Said clock-cycle true simulation can be an expectation-based simulation, said expectation-based simulation comprising the steps of: annotating a token age to every queue; increasing token age according to the token aging rules and with the travel delay for every queue that has transported the token; increasing queue age with the iteration time of the actor steering the queue, and; checking whether token age is never smaller than queue age throughout the simulation.

Another aspect of the present invention is a hardware circuit or a software simulation of a hardware circuit designed with the design apparatus as recited higher.

Another aspect of the present invention is a hardware circuit or a software simulation of a hardware circuit designed with the method as recited higher.

30 <u>Detailed description of the invention</u>

The present invention will be further explained by means of examples, which does not limit the

scope of the invention as claimed.

Short description of the drawings

In figures 1A, 1B, 1C and 1D, the overall design methodology according to an embodiment of the invention is described.

In figure 2, a targeted architecture of a system that is to be designed according to the invention is described.

In figure 3, the C++ modeling levels of target architecture
10 are depicted.

In figure 4, an SDF model of the PN correlator of the target architecture of figure 2 is shown.

In figure 5, a CSDF model of the PN correlator is described.

15 In figure 6, a MATLAB Dataflow model of the PN correlator is shown.

In figure 7, the SFG modeling concepts are depicted.

In figure 8, the implied description of the **max** actor is described.

20 In figure 9, example implementations for different expectations are given.

In figure 10, an overview of expectation based simulation is shown.

In figure 11, the code in OCAPI, or design environment of 25 the invention, for a correlator processor is given.

In figure 12, the resulting circuit for datapath and controller is hierarchically drawn.

Figure 13 describes a DECT Base station setup.

Figure 14 shows the front-end processing of the DECT 30 transceiver.

In Figure 15, a part of the central VLIW controller description for the DECT transceiver ASIC is shown.

In figure 16, the use of overloading to construct the signal flowgraph data structure is shown.

In figure 17, an example C++ code fragment and its corresponding data structure is described.

5 In figure 18, a graphical and C++-textual description of the same FSM is shown.

In figure 19, the final system architecture of the DECT transceiver is shown.

In figure 20, a data-flow target architecture is shown.

10 In figure 21, the simulation of one cycle in a system with three components is shown.

In figure 22, the implementation and simulation strategy is depicted.

In figure 23, an end-to-end model of a QAM transmission 15 system is shown.

In figure 24, the system contents for the QAM transmission system is described.

The present invention can be described as a 20 design environment for performing subsequent gradual refinement of descriptions of digital systems within one and the same object oriented programming language environment. The lowest level is semantically equivalent to a behavioral description at the register transfer (RT) 25 level.

A preferred embodiment of the invention comprising the design method according to the invention is called OCAPI. OCAPI is part of a global design methodology concept SOC++. OCAPI includes both a design environment in an object oriented programming language and a design method. OCAPI differentiates from current systems that support architecture definition (SPW, COSSAP) in the way

5

that a designer is guided from the MATLAB level to the register transfer level. This way, combined semantic and syntactic translations in the design flow are avoided.

- The designer is offered a single coding framework in an object oriented programming language, such as C++, to express refinements to the behavior. An open environment is used, rather than the usual interface-and-module approach.
- The coding framework is a container of design concepts, used in traditional design practice. Some example design 10 concepts currently supported are simulation queues, finite state machines, signal flowgraphs, hybrid floating/fixed point data types, operation profiling and signal range statistics. The concepts take the form of 15 object oriented programming language objects (referred to as object in the remainder of this text), that can be instantiated and related to each other.
- With this set of objects, a gradual refinement design route is offered: more abstract design concepts can be replaced with more detailed ones in a gradual way. Also, 20 design concepts are combined in an orthogonal way: quantization effects and clock cycles (operation/operator mapping) for instance are two architecture features that investigated separately. Next, the different design hierarchies can be freely intermixed because of 25 object-oriented approach. For instance, it possible to simulate half of the description at fixed point level, while the other half is still in floating point.
- 30 The use of a single object oriented programming language framework in OCAPI allows fast design iteration, which is

not possible in the typical nowadays hybrid approach.

Comparing to existing data-flow-based systems like SPW and COSSAP we see that the algorithm iterations can be freely chosen. Comparing to existing hardware design environments like DC or BC, we see that we can start from a specification level that is more abstract than the connection of blocks.

Two concepts of scaleable parallelism and expectation based simulation are introduced. The designer 10 is given an environment to check the feasibility of what the designer thinks that can be done. In the development process, the designer creates his library of Signal FlowGraph (SFG) versions of abstract MATLAB operations.

15 Description of OCAPI, a preferred embodiment of the present invention

OCAPI is a C++ library intended for the design of digital systems. It provides a short path from a system design description to implementation in hardware.

- 20 The library is suited for a variety of design tasks, including:
 - Fixed Point Simulations
 - System Performance Estimation
 - System Profiling
- Algorithm-to-Architecture Mapping
 - System Design according to a Dataflow Paradigm
 - Verification and Testbench Development

Development flow

30 The flow layout

The design flow according to an embodiment of the present invention, as shown in figure 1D, starts off with an untimed, floating point C++ system description 101. Since data-processing intensive applications such as all-digital transceivers are targeted, this description uses data-flow semantics. The system is described as a network of communicating components.

At first, the design is refined, and in each component, features expressing hardware implementation are introduced, including time (clock cycles) and bittrue rounding effects. The use of C++ allows to express this in an elegant way. Also, all refinement is done in a single environment, which greatly speedups the design effort.

Next, the timed, bittrue C++ description 103 is translated into an equivalent HDL description by code 15 generation. For each component, a controller description 105 and a datapath description 107 can be generated. Also each component a single HDL description can be generated, this description preferably jointly representing 20 control processing the and data processing of the component. This is done because OCAPI relies on separate synthesis tools for both parts, each one optimized towards controller or else datapath synthesis tasks. Through the an appropriate object modeling hierarchy the generation of datapath and controller HDL can be done fully 25 automatic.

For datapath synthesis 109, OCAPI relies on the Cathedral-3 datapath synthesis tools, that allow to obtain a bitparallel hardware implementation starting from a set of signal flowgraphs. Controller synthesis 111 on the other hand is done by the logic synthesis of Synopsys DC. This divide and conquer strategy towards synthesis allows

each tool to be applied at the right place.

During system simulation, the system stimuli
113 are also translated into testbenches that allow to
verify the synthesis result of each component. After
5 interconnecting all synthesized components into the system
netlist, the final implementation can also be verified
using a generated system testbench 115.

The system model

10

The system machine model that is used is a set of concurrent processes. Each process translates to one component in the final system implementation.

At the system level, processes execute using 15 data flow simulation semantics. That is, a process is described as an iterative behavior, where inputs are read in at the start of an iteration, and outputs are produced at the end. Process execution can start as soon as the required input values are available.

Inside of each process, two types of description are possible. The first one is an untimed description, and can be expressed using any C++ constructs available. A firing rule is also added to allow dataflow simulation. Untimed processes are not subject to hardware implementation but are needed to express the overal system behavior. A typical example is a channel model used to simulate a digital transceiver.

The second flavor of processes is timed. These processes operate synchronously to the system clock. One iteration of such a process corresponds to one clock cycle of processing. Such a process falls apart in two pieces: a control description and a data processing

description.

The control description is done by means of a finite state machine, while the data description is a set of instructions. Each instruction consists of a series of 5 signal assignments, and can also define process in- and Upon execution, the control description evaluated to select one or more instructions for execution. the selected instructions are executed. instruction thus corresponds to one clock cycle of RT behavior.

For system simulation, two schedulers available. A dataflow scheduler is used to simulate a system that contains only untimed blocks. This scheduler repeatedly checks process firing rules, selecting processes for execution as their inputs are available. When the 15 system also contains timed blocks however, cycle scheduler is used. The cycle scheduler manages interleave execution of multi-cycle descriptions, but can incorporate untimed blocks as well.

20

10

The standard program

The library of OCAPI has been developed with the g++ C++ GNU compiler. The best mode embodiment uses the g++ 2.8.1 compiler, and has been successfully compiled and 25 run under the HPUX 10 (HPUX10) operating system platform. It is also possible to use a g++ 2.7.2 compiler, allowing for compilation and run under operating system platforms such as HPUX-9 (HPRISC), HPUX-10 (HPUX10), SunOS (SUN4), 30 Solaris (SUN5) and Linux 2.0.0 (LINUX).

The layout of the 'standard' q++ program will be explained, including compilation linking of this program.

First of all, g++ is a preferred standard compilation environment. On Linux, this is already the case after installation. Other operating system vendors however usually have their own proprietary C++ compiler. In such cases, the g++ compiler should be installed on the operating system, and the PATH variable adapted such that the shell can access the compiler.

The OCAPI library comes as a set of include files and a binary lib. All of these are put into one directory, which is called the BASE directory.

The 'standard program' is the minimal contents of an OCAPI program. It has the following layout.

15

```
include ``qlib.h''
```

```
int main()
{
```

20

// your program goes here
}

The include "qlib.h" includes everything you 25 need to access all classes within OCAPI.

If this program is called "standard.cxx", then the following makefile will transform the source code into an executable for you:

HOSTTYPE = HPUX10

BASE = /imec/vsdm/OCAPI/release/v0.9

CC = g++

 $QFLAGS = -c -g -Wall -I${BASE}$

LIBS = -lm

%.o: %.cxx

\$(CC) \$(QFLAGS) \$< -0 \$@

10

TARGET = standard

all: \$(TARGET)

15

define lnkqlib

\$(CC) \$^ -o \$@ \$(LIBS)

endef

OBJS = standard.o

20

standard:\${OBJS} \$(BASE)/lib\$(HOSTTYPE)qlib.a *
\${lnkqlib}

clean:

25 rm -f *.o \$(TARGET)

This is a makefile for GNU's "make"; other "make" programs can have a slightly different syntax, especially for the definition of the "lnkqlib" macro. It is not the shortest possible solution for a makefile, but it is one that works

on different platforms without making assumptions about standard compilation rules.

The compilation flags "QFLAGS" mean the following: "-c" selects compilation-only, "-g" turns on debugging information, and "-Wall" is the warning flag. The debugging flag allows you to debug your program with "gdb", the GNU debugger.

10 Even if you don't like a debugger and prefer "printf()" debugging, "gdb" can at least be of great help in the case the program core dumps. Start the program under "gdb" (type "gdb standard" at the shell prompt), type "run" to let "standard" crash again, and then type "bt". One now see the call trace.

Calculation

OCAPI processes both floating point and fixed point values.

20 In contrast to the standard C++ data types like "int" and "double", a "hybrid" data type class is used, that simulates both fixed point and floating point behavior.

The dfix class

25

This class is called "dfix". The particular floating/fixed point behavior is selected by the class constructor. The standard format of this constructor is

30 dfix a; // a floating point value
 dfix a(0.5);// a floating point value with initial value
 dfix a(0.5, 10, 8);

```
// a fixed point value with initial value,
// 10 bits total word-length, 8 fractional bits
```

- 5 A fixed point value has a maximal precision of the mantissa precision of a C++ "double". On most machines, this is 53 bits.
- A fixed point value can also select a representation, an overflow behavior, and a rounding behavior. These flags are, in this order, optional parameters to the "dfix" constructor. They can have the following values.
- Representation flag: "dfix::tc" for two's complement
 signed representation, "dfix::ns" for unsigned representation.
 - Overflow flag: "dfix::wp" for wrap-around overflow, "dfix::st" for saturation.
- Rounding flag: "dfix::fl" for truncation (floor),
 "dfix::rd" forrounding behavior.

Some examples are

When working with fixed point "dfix"es, it is important to

keep the following rule in mind: "quantisation occurs only when a value is defined or assigned". This means that a large expression with several intermediate results will never have these intermediate values quantised. Especially when writing code for hardware implementation, this should be kept in mind. Also intermediate results are stored in finite hardware and therefore will have some quantisation behavior. There is however a a "cast" operator that will come at help here.

10 The dfix operators

The operators on "dfix" are shown below

+, -, *, /

Standard addition, subtraction (including unary minus), multiplication and division.

• +=, -=, *=, /=

In-place versions of previous operators.

20 • abs

Absolute value.

• <<, >>

Left and right shifts.

• <<=, >>=

In place left and right shifts.

• msbpos

Most-significant bit position.

• &, |, ^, ~

Bitwise and, or, exor, and not operators.

• frac() (member call)

Fractional part.

• ==, !=, <=, >=, <, >

Relational operators: equal, different, smaller then or equal to, greater then or equal to, smaller then, greater then. These return an "int" instead of a "dfix".

5

All operators with exception of the bitwise operators work on the maximal fixed point precision (53 points). The bitwise operators have a precision of 32 bits (a C++ "long"). Also, they assume the fixed point representation contains no fractional bits.

In addition to the arithmetic operators, several utility methods are available for the "dfix" class.

```
// cast a to another type
b = cast(dfix(0, 12, 10), a);

// assign b to a, retaining the quantisation of a
a = b;

// assign b to a, including the quantisation
a.duplicate(b);

// return the integer part of b
int c = (int) b;

// retrieve the value of b as a double

double d,e:
d = b.Val();
e = Val(b);
```

```
// return quantisation characteristics of a
   a.TypeW();
                  // returns the number of bits
                  // returns the number of fractional bits
   a.TypeL();
                       // returns dfix::tc or dfix::ns
 5 a.TypeSign();
   a.TypeOverflow();
                       // returns dfix::wp or dfix::st
                       // returns dfix::fl or dfix::rd
   a.TypeRound();
                        dfixes
                                     identical
                                                in value
                                                            and
        check
              if
                  two
                                are
   quantisation
10
    identical(a,b);
   // see wether a is floating or fixed point
    a.TypeMode(); // returns dfix::fixpoint or dfix::floatpoint
15 a.isDouble();
    a.isFix();
    // write a to cout
    cout << a;
20
    // write a to stdout, in float format,
    // on a field of 10 characters
    write(cout, a, 'f', 10);
25
   // now use a fixed-format
    write(cout, a, 'g', 10);
    // next assume a is a fixed point number, and write out an
    // integer representation (considering the decimal point at
    // the lsb of a) use a hexadecimal format
30 write(cout, a, 'x', 10);
    // use a binary format
```

```
write(cout, a, 'b', 10);
// use a decimal format
write(cout, a, 'd', 10);
```

5 // read a from stdin
cin >> a;

Communication

10 Apart from values, OCAPI is concerned with the communication of values in between blocks of behavior. The high level method of communication in OCAPI is a FIFO queue, of type "dfbfix". This queue is conceptually infinite in length. In practice it is bounded by a sysop phonecall telling that you have wasted up all the swap space of the system.

The dfbfix class

20 A queue is declared as

dfbfix a(``a'');

This creates a queue with name a. The queue is intented to

25 pass value objects of the type "dfix". There is also an
alias type of "dfbfix", known as "FB" (flow buffer). So you
can also write

30

The dfbfix operations

The basic operations on a queue allow to store and retrieve "dfix" objects. The operations are

```
dfix k;
5 dfix j(0.5);
   dfbfix a(``a'');
   // insert j at the front of a
   a.put(j);
   // operator format for an insert
   a << j;
   // insert j at position 5, with position 0 corresponding to
    // the front of a.
15 a.putIndex(j,5);
   // read one element from the back of a
   k = a.get();
20 // operator format for a read
   a >> j;
    // peek one element at position 1 of a
   k = a.getIndex(1);
25
    // operator format for peek
   k = a[1];
    // retrieve one element from a and throw it
30
   a.pop();
    // throw all elements, if any, from a
```

```
a.clear();
   // return the number of elements in a as an int
   int n = a.getSize();
   // return the name of the queue
   char *p = a.name();
   Whenever you perform an access operation that reads past
10 the end of a FIFO, a runtime error results, showing
   Queue Underflow @ get in queue a
   Utility calls for dfbfix
15
   Besides the basic operations on queues, there are some
   additional utiliy operations that modify a queue behavior
   // make a queue of length 20. The default length of a queue
20 // is 16. Whenever this length is exceeded by a put, the
   // storage in the queue is dynamically expanded by a factor
   // of 2.
   dfbfix a(``a'', 20);
   // After the asType() call, the queue will have an input
    //``quantizer'' that will quantize each element inserted
    // into the queue to that of the quantizer type
    dfix q(0, 10, 8);
    a.asType(q);
   // After an asDebug() call, the queue is associated with a
    // file, that will collect every value written into the
    // queue. The file is opened as the queue is initialized
```

```
// and closed when the queue object is destroyed.
a.asDebug(``thisfile.dat'');
// Next makes a duplicate queue of a, called b. Every write
// into a will also be done on b. Each queue is allowed to
5 // have at most ONE duplicate queue.
dfbfix b(``b'');
a.asDup(b);

// Thus, when another duplicate is needed, you write is as
10 dfbfix c(``c'');
b.asDup(c);

During the communication of "dfix" objects, the queues keep
```

During the communication of "dfix" objects, the queues keep track of some statistics on the values that are passed through it. You can use the "<<" operator and the member function "stattitle()" to make these statistics visible.

The next program demonstrates these statistics

```
#include "qlib.h"

void main()
{
    dfbfix a("a");
    a << dfix(2);
    a << dfix(1);
    a << dfix(3);

a.stattitle(cout);
cout << a;
}</pre>
```

When running this program, the following appears on screen

Name put get MinVal @idx MaxVal @idx Max# @idx
A 3 0 1.0000e+00 2 3.0000e+00 3 3 3

The first line is printed by the "stattitle()" call as a mnemonic for the fields printed below. The next line is the result of passing the queue to the standard output stream object. The fields mean the following:

- Name The name of the queue
- 10 put The total number of elements "put()" into the queue
 - get The total number of elements "get()" from the queue
 - MinVal The lowest element put onto the queue
- 15 @idx The put sequential number that passed this lowest element
 - MaxVal The highest element put onto the queue
 - @idx The put sequential number that passed this highest element
- 20 Max# The maximal queue length that occurred
 - @idx The put sequential number that resulted ion this maximal queue length

Globals and derivatives for dfbfix

25

There are two special derivates of "dfbfix". Both are derived classes such that you can use them wherever you would use a "dfbfix". Only the first will be discussed here, the other one is related to cycle-true simulation and

is discussed in section "Faster Communications".

The "dfbfix_nil" object is like a "/dev/null" drain. Every "dfix" written into this queue is thrown. A read operation from such a queue results in a runtime error.

There are two global variables related to queues. The "listOfFB" is a pointer to a list of queues, containing every queue object you have declared in your program. The member function call "nextFB()" will return the successor of the queue in the global list. For example, the code snippet

```
dfbfix *r;

15 for ( r = listOfFB ; r ; r = r->nextFB() )
      {
            ...
}
```

20 will walk trough all the queues present in the OCAPI program.

The other global variable is "nilFB", which is of the type "dfbfix_nil". It is intended to be used as a global trashcan.

The basic block

OCAPI supports the dataflow simulation paradigm. In order to define the actors to the system, one "base" class is used, from which all actors will inherit. In order to do untimed simulations, one should follow a standard template

to which new actor classes must conform. In this section, the standard template will be introduced, and the writing style is documented.

5 Basic block include and code file

Each new actor in the system is defined with one header file and one source code C++ file. We define a standard block, "add", which performs an addition.

10

```
The include file, "add.h", looks like
```

```
#ifndef ADD_H
#define ADD_H

15

#include ``qlib.h''

class add : public base
{
20    public:
        add(char *name, FB & _in1, FB & _in2, FB & _o1);
        int run();
        private:
            FB *in1;
25            FB *in2;
            FB *o1;
```

#endif

};

30

This defines a class "add", that inherits from "base". The "base" object is the one that OCAPI likes to work with, so

10

you must inherit from it in order to obtain an OCAPI basic block.

The private members in the block are pointers to communication queues. Optionally, the private members should also contain state, for example the tap values in a filter. The management of state for untimed blocks is entirely the responsibility of the user; as far as OCAPI is concerned, it does not care what you use as extra variables.

The public members include a constructor and an execution call "run". The constructor must at least contain a name, and a list of the queues that are used for communication.

15 Optionally, some parameters can be passed, for instance in case of parametrized blocks (filters with a variable number of taps and the like).

The contents of the adder block will be described in 20 "add.cxx".

```
#include ``add.cxx''

add::add(char *name, FB & _in1, FB & _in2, FB & _o1) :

25 base(name)
{
    in1 = _in1.asSource(this);
    in2 = _in2.asSource(this);
    o1 = _o1.asSink (this);
```

int add::run()

The constructor passes the name of the object to the "base" class it inherits from. In addition, it initializes private members with the other parameters. In this example, the communication queue pointers are initialized. This is not 15 through simple pointer done assignment, but function calls "asSource" and "asSink". This is not obligatory, but allows OCAPI to analyze the connectity in between the basic blocks. Since a queue is intended for 20 point-to-point communication, it is an error to use a queue as input or ouput more then once. The function calls "asSource" and "asSink" keep track of which blocks source/sink which queues. They will return a runtime error in case a queue is sourced or sinked more then once. The 25 constructor can optionally also be used to perform initialization of other private data (state for instance). The "run()" method contains the operations to be performed when the block is invoked. The behavior is described in an iterative way. The "run" function must return an integer 30 1 if the block succeeded in performing operation, and 0 if this has failed.

This behavior consists of two parts: a firing rule and an operative part. The firing rule must check for the availability of data on the input queues. When no sufficient data is present (checked with the "getSize()" 5 member call), it stops execution and returns 0. When sufficient data is present, execution can start. Execution of an untimed behavior can use the different C++ control constructs available. In this example, the contents of the two input queues is read, the result is added and put into the ouput queue. After execution, the value 1 is returned to signal the behavior has completed.

Predefined standard blocks: file sources and sinks

15 The OCAPI library contains three predefined standard blocks, which is a file source "src", a file sink "snk", and a ram storage block "ram".

The file sources and sinks define operating system

20 interfaces and allow you to bring file data into an OCAPI
simulation, and to write out resulting data to a file. The
examples below show various declarations of these blocks.

Data in these files is formatted as floating point numbers
separated by white space. For output, newlines are used as

25 whitespace.

// define a file source block, with name a, that will read
// data from the file``in.dat'' and put it into the queue k

```
dfbfix k(``k'');
go src a(``a'', k, ``in.dat'');
```

// an alternative definition is

```
dfbfix k(^k'');
    src a(``a'', k);
    a.setAttr(src::FILENAME,''in.dat'');
 5 // which also gives you a complex version
    dfbfix k1(\`k1'');
    dfbfix k2(\^k2'');
    src a(``a'', k1, k2);
    a.setAttr(src::FILENAME,''in.dat'');
10
    // define a sink block b, that will put data from queue o
    // into a file ``out.dat''.
    dfbfix o(``o'');
    snk b(``b'', o, ``out.dat'');
15
    // an alternative definition is
    dfbfix o(``o'');
    snk b('`b'', o);
    b.setAttr(snk::FILENAME, ``out.dat'');
20
    // which gives one also a complex version
    dfbfix o1(``o1'');
    dfbfix o2(``o2'');
    snk b(``b'', o1, o2);
25 b.setAttr(snk::FILENAME, ``out.dat'');
    // the snk mode has also a matlab-goodie which will format
    // output data into a matrix A that can be read in directly
   // by Matlab.
30 dfbfix o(``o'');
   snk b(``b'', o, ``out.m'');
   b.setAttr(snk::FILENAME, ``out.m'');
```

```
37
   b.setAttr(snk::MATLABMODE, 1);
    Predefined standard blocks: RAM
   The ram untimed block is intended to simulate single-port
             blocks at
                         high
                                level.
                                        By necessity,
    interconnect assumptions had to be made on this block. On
    the other hand, it is supported all the way through code
   generation.
10
         does not generate RAM cells. However,
   generate appropriate connections in the resulting system
   netlist, onto which a RAM cell can be connected.
15
   The declaration of a ram block is as follows.
   // make a ram a, with an address bus, a data input bus, a
    // data output bus, a read command line, a write command
    // line, with 64 locations
20
   dfbfix address('`address'');
   dfbfix data_in(``data_in'');
   dfbfix data out(``data out'');
   dfbfix read_c('`read_c'');
   dfbfix write c(``write c'');
25
   ram a(``a'',address,data_in,data_out,write_c,read c,64);
   // clear the ram
30 a.clear();
```

// fill the ram with the linear sequence data = k1+address

30

```
// * k2;
  a.fill(k1, k2);
  // dump the contents of a to cout
5 a.show();
```

The execution semantics of the ram are as follows. For each read or write, an address, a read command and a write command must be presented. If the read command equals 10 "dfix(1)", a read will be performed, and the value stored at the location presented through "address" will be put on "data out". If the read command equals any other value, a dummy byte will be presented at "data out". If no read command was presented, no data will be presented on "data out". For writes, an identical story holds for reads input: whenever a write command is "data in" presented, the data input will be consumed. When the write command equals 1, then the data input will be stored in the location provided through "address". When a read and write 20 command are given at the same time, then the read will be performed before the write. The ram also includes an online "purifier" that will generate a warning message whenever data from an unwritten location is read.

Untimed simulations 25

Given the descriptions of one or more untimed blocks, a simulation can be done. The description of a simulation requires the following to be included in a standard C++ "main()" procedure:

• The instantiation of one or more basic blocks.

- The instantiation of one or more communication queues that interconnect the blocks
- The setup of stimuli. Either these can be included at runtime by means of the standard file source blocks, or else dedicated C++ code can be written that fills up a queue with stimuli.
- A schedule that drives the execution methods of the basic blocks.
- 10 A schedule, in general, is the specification of the sequence in which block firing rules must be tested (and fired if necessary) in order to run a simulation. There has been quite some research in determining how such a schedule can be constructed automatically from the interconnection network and knowledge of the block behavior. Up to now, an automatic mechanism for a general network with arbitrary blocks has not been found. Therefore, OCAPI relies on the designer to construct such a schedule.

20 Layout of an untimed simulation

In this section, the template of the standard simulation program will be given, along with a description of the "scheduler" class that will drive the simulation. A configuration with the "adder" block (described in the section on basic blocks) is used as an example.

```
#include ``qlib.h''
#include ``add.h''
30
void main()
{
```

```
dfbfix i1("i1");
                   dfbfix i2("i2");
                   dfbfix o1("o1");
                  src SRC1("SRC1", i1,"SRC1");
 5
                  src SRC2("SRC2", i2,"SRC2");
                   add ADD ("ADD" , i1, i2, o1);
                   snk SNK1("SNK1", o1,"SNK1");
                  schedule S1("S1");
10
                  S1.next(SRC1);
                  S1.next(SRC2);
                  S1.next(ADD);
                  S1.next(SNK1);
15
                  while (S1.run());
                  i1.stattitle(cout);
                  cout << i1;
20
                  cout << i2;
                  cout << o1;
    }
```

The simulation above instantiates three communication buffers, that interconnect four basic blocks. The instantiation defines at the same time the interconnection network of the simulation. Three of the untimed blocks are standard file sources and sinks, provided with OCAPI. The "add" block is a user defined one.

30

After the definition of the interconnection network, a schedule must be defined. A simulation schedule is

constructed using "schedule" objects. In the example, one schedule object is defined, and the four blocks are assigned to it by means of a "next()" member call.

- 5 The order in which "next()" calls are done determines the order in which firing rules will be tested. For each execution of the schedule object "S1", the "run()" methods of "SRC1", "SRC2", "ADD" and "SNK1" are called, in that order. The execution method of a scheduler object is called 10 "run()". This function returns an integer, equal to one when at least on block in the current iteration has executed (i.e. the "run()" of the block has returned one).
- 15 The while loop in the program therefore is an execution of the simulation. Let us assume that the directory of the simulator executable contains the two required stimuli files, "SRC1" and "SRC2". Their contents is as follows

When no block has executed, it returns zero.

20	SRC1	SRC2	not present in the file
			not present in the file
	1	4	
	2	5	
	3	6	

25

When compiling and running this program, the simulator responds:

*** INFO: Defining block SRC1

30 *** INFO: Defining block SRC2

*** INFO: Defining block ADD

*** INFO: Defining block SNK1

@idx	Max#	@idx	MaxVal	@idx	MinVal	get	put	Name
1	1	3	3.0000e+00	. 1	1.0000e+00	3	3	i1
1	1	3	6.0000e+00	1	4.0000e+00	3	3	i 2
1	1	3	9.0000e+00	1	5.0000e+00	3	3	01

and in addition has created a file "SNK1", containing

SNK1 -- not present in the file

- 5 ---- -- not present in the file
 - 5.000000e+00
 - 7.000000e+00
 - 9.000000e+00
- 10 The "INFO" message appearing on standard output are a side effect of creating a basic block. The table at the end is produced by the print statements at the end of the program.

More on schedules

15

If you would examine closely which blocks are fired in which iteration, (for instance with a debugger) then you would find

20 iteration 1

run SRC1 => i1 contains 1.0

run SRC2 => i2 contains 4.0

run ADD => o1 contains 5.0

run SNK1 => write out o1

25 schedule.run() returns 1

iteration 2

run SRC1 => i1 contains 2.0

run SRC2 => i2 contains 5.0

```
run ADD => o1 contains 7.0
                  run SNK1 => write out o1
    schedule.run() returns 1
    iteration 3
                  run SRC1 => i1 contains 3.0
 5
                  run SRC2 => i2 contains 6.0
                  run ADD => o1 contains 9.0
                  run SNK1 => write out ol
    schedule.run() returns 1
   iteration 4
10
                  run SRC1 => at end-of-file, fails
                  run SRC2 => at end-of-file, fails
                  run ADD => no input tokens, fails
                  run SNK1 => no input tokens, fails
15 schedule.run() returns 0 => end simulation
    There are two schedule member functions, "traceOn()" and
    "traceOff()", that will produce similar information for
    you. If you insert
20
    S.traceOn();
    just before the while loop, then you see
25
    *** INFO: Defining block SRC1
    *** INFO: Defining block SRC2
    *** INFO: Defining block ADD
    *** INFO: Defining block SNK1
    S1 [ SRC1 SRC2 ADD SNK1 ]
30 S1 [ SRC1 SRC2 ADD SNK1 ]
    S1 [ SRC1 SRC2 ADD SNK1 ]
    S1 []
```

Name	put	get	MinVal	@idx	MaxVal	@idx	Max#	@idx
i1	3	3	1.0000e+00	. 1	3.0000e+00	3	1	1
i 2	3	3	4.0000e+00	1	6.0000e+00	3	1	1
01	3	3	5.0000e+00	1	9.0000e+00	3	1	1

appearing on the screen. This trace feature is convenient during schedule debugging.

5 In the simulation ouput, you can also notice that the maximum number of tokens in the queues never exceeds one. When you had entered another schedule sequence, for example

then you would notice that the maximum number of tokens on the queues would result in different figures. On the other hand, the resulting data file, "SNK1", will contain exactly the same results. This demonstrates one important property of dataflow simulations: any arbitrary but consistent schedule yields the same results. Only the required amount of storage will change from schedule to schedule.

In multirate systems, it is convenient to have different schedule objects and group all blocks working on the same rate in one schedule.

Profiling in untimed simulations

Untimed simulations are not targeted to circuit implementation. Rather, they have an explorative character. Besides the queue statistics, OCAPI also enables you to do precise profiling of operations. The requirement for this

- 5 feature is that
 - You use "schedule" objects to construct the simulation
 - You describe block behavior with "dfix" objects
- 10 Profiling is by default enabled. To view profiling results, you send the schedule object under consideration to the standard output stream. In the "main" example program given above, you can modify this as

When running the simulation, you will see the following appearing on stdout:

```
*** INFO: Defining block SRC1

30 *** INFO: Defining block SRC2

*** INFO: Defining block ADD

*** INFO: Defining block SNK1
```

@idx	Max#	@idx	MaxVal	@idx	MinVal	get	put	Name
1	1	3	3.0000e+00	. 1	1.0000e+00	3	3	i 1
1	1	3	6.0000e+00	1	4.0000e+00	3	3	i 2
1	1	3	9.0000e+00	1	5.0000e+00	3	3	01

Schedule S1 ran 4 times:

SRC1 3
SRC2 3
ADD 3
+ 3
SNK1 3

For each schedule, it is reported how many times it was 10 run. Inside each schedule, a firing count of each block is given. Inside each block, an operation execution count is given. The simple "add" block gives the rather trivial result that there were three additions done during the simulation.

15

20

5

The gain in using operation profiling is to estimate the computational requirement for each block. For instance, if you find that you need to do 23 multiplications in a block that was fired 5 times, then you would need at least five multipliers to guarantee the block implementation will need only one cycle to execute.

Finally, if you want to suppress operation profiling for some blocks, then you can use the member function call "noOpsCnt()" for each block. For instance, writing

25

ADD.noOpsCnt();

suppresses operation profiling in the ADD block.

Implementation

The features presented in the previous sections contain

5 everything you need to do untimed, high level simulations.

These kind of simulations are useful for initial development. For real implementation, more detail has to be added to the descriptions.

10 OCAPI makes few assumptions on the target architecture of your system. One is that you target bitparallel and synchronous Synchronicity is hardware. not requirement for OCAPI. The current version however constructs single-thread simulations, and also assumes that 15 all hardware runs at the same clock. If different clocks need to be implemented, then a change to the clock-cycle true simulation algorithm will have to be made. Also, it is assumed that one basic block will eventually be implemented into one processor.

20

One question that comes to mind is how hardware sharing between different basic blocks can be expressed. The answer is that you will have to construct a basic block that merges the two behaviors of two other blocks. Some designers might feel reluctant to do this. On the other hand, if you have to write down merged behavior, you will also have to think about the control problems that are induced from doing this merging. OCAPI will not solve this problem for you, though it will provide you with the means to express it.

Before code generation will translate a description to an

HDL, one will have to take care of the following tasks:

- One will have to specify wordlengths. The target hardware is capable of doing bitparallel, fixed point operations, but not of doing floating point operations. One of the design tasks is to perform the quantisation on floating point numbers. The "dfix" class discussed earlier contains the mechanisms for expressing fixed point behavior.
- 10 • One will have to construct a clock-cycle true description. In constructing this description, one will not have to allocate actual hardware, but rather express which operations one expects to be performed in which clock cycle. The semantical model for describing this 15 clock cycle true behavior consists of a finite state machine, and a set of signal flow graphs. Each signal flow graph expresses one cycle of implemented behavior. This style of description splits the control operations from data operations in your program. In contrast, the 20 untimed description you have used before has a common representation of control and data.
- OCAPI does not force an ordening on these tasks. For instance, one might first develop a clock cycle true description on floating point numbers, and afterwards tackle the quantization issues. This eases verification of the clock-cycle true circuit to the untimed high level simulation.
- 30 The final implementation also assumes that all communication queues will be implemented as wiring. They will contain no storage, nor they will be subject to buffer

synthesis. In a dataflow simulation, initial buffering values can however be necessary (for instance in the presence of feedback loops). In OCAPI, such a buffer must be implemented as an additional processor that incorporates the required storage. The resulting system dataflow will become deadlocked because of this. The cycle scheduler however, that simulates timed descriptions, is clever enough to look for these 'initial tokens' inside of the descriptions.

10

In the next sections, the classes that allow you to express clock cycle true behavior are introduced.

Signals and signal flowgraphs

15

Some initial considerations on signals are introduced first.

Hardware versus Software

20

Software programs always use memory to store variables. In contrast, hardware programs work with signals, which might or might not be stored into a register. This feature can be expressed in OCAPI by using the "_sig" class. Simply speaking, a "_sig" is a "dfix" for which one has indicated whether is needs storage or not.

In implementation, a signal with storage is mapped to a net driven by a register, while an immediate signal is mapped to a net driven by an operator.

Besides the storage issue, a signal also departs from the

concept of "scope" one uses in a program. For instance, in a function one can use local variables, which are destroyed (i.e. for which the storage is reclaimed) after one has executed the function. In hardware however, one controls the signal-to-net mapping by means of the clock signal.

Therefore one have to manage the scope of signals. The signal scope is expressed by using a signal flowgraph object, "sfg". A signal flowgraph marks a boundary on hardware behavior, and will allow subsequent synthesis tools to find out operator allocation, hardware sharing and signal-to-net mapping.

The _sig class and related operations

15

Hardware signals can expressed in three flavors. They can be plain signals, constant signals, or registered signals. The following example shows how these three can be defined.

```
20 // define a plain signal a, with a floating point dfix
    // inside of it.
    _sig a(``a'');
```

```
// define a plain signal b, with a fixed point dfix inside
25 // of it.
_sig b(``b'', dfix(0,10,8));
```

// define a registered signal c, with an initial value k // and attached to a clock ck.

```
30 dfix k(0.5);
clk ck;
_sig c(``c'', ck, k);
```

// define a constant signal d, equal to the value k
_sig d(k);

5 The registered signals, and more in particular the clock object, are explained more into detail when signal flowgraphs and finite state machines are discussed. This section concentrates on operations that are available for signals.

10

Using signals and signal operations, one can construct expressions. The signal operations are a subset of the operations on "dfix". This is because there is a hardware operator implementation behind each of these operations.

15

- +,-,*
 Standard addition, subtraction (including unary minus),
 multiplication
- · &, |, ^, ~
- 20 Bitwise and, or, exor, and not operators
 - ==, !=, <=, >=, <, >
 Relational operators
 - <<, >>
 Left and right shifts
- s.cassign(s1,s2)

 Conditional assignment with s1 or s2 depending on s
 - cast(T,s)

 Convert the type of s to the type expressed in "dfix" T
 - lu(L,s)
- 30 Use s as in index into lookuptable L and retrieve
 - msbpos(s)

Return the position of the msb in s

Precision considerations are the same as for "dfix". That is, precision is at most the mantissa precision of a double (53 bits). For the bitwise operations, 32 bits are assumed (a long). "cast", "lu" and "msbpos" are not member but friend functions. In addition, "msbpos" expects fixed-point signals.

```
10
   _sig a(``a'');
   _sig b(``b'');
   sig c(``c'');
   // some simple operations
15 c = a + b;
   c = a - b;
    c = a * b;
   // bitwise operations works only on fixed point signals
_sig d(``d'',dfix(0,10,0));
   _sig f(``f'',dfix(0,10,0));
   f = d \& e;
   f = d \mid e;
25 f = -d;
   f = d ^sig(dfix(3,10,0));
   // shifting
   // a dfix is automatically promoted to a constant _sig
30 f = d \ll dfix(3,8,0);
   // conditional assignment
```

```
f = (d < dfix(2,10,0)).cassign(e,d);

// type conversion is done with cast
_sig g(``g'',dfix(0,3,0));

5 g = cast(dfix(0,3,0), d);

// a lookup table is an array of unsigned long
unsigned long j = {1, 2, 3, 4, 5};

// a lookuptable with 5 elements, 3 bits wide

10 lookupTable j_lookup(``j_lookup'', 5, dfix(0,3,0)) = j;

// find element 2
g = lu(j_lookup, dfix(2,3,0));</pre>
```

If one is interested in simulation only, then one should not worry too much about type casting and the like. However, if one intends implementation, then some rules are at hand. These rules are induced by the hardware synthesis tools. If one fails to obey them, then one will get a runtime error during hardware synthesis.

20

- All operators, apart from multiplication, return a signal with the same wordlength as the input signal.
- Multiplication returns a wordlength that is the sum of the input wordlengths.
- Addition, subtraction, bitwise operations, comparisons and conditional assignment require the two input operands to have the same wordlength.

Some common pitfalls that result of this restriction are the following.

Intermediate results will, by default, not expand

10

wordlength. In contrast, operations on dfix do not loose precision on intermediate results. For example, shifting an 8 bit signal up 8 positions will return you the value of zero, on 8 bits. If you want too keep up the precision, then you must first cast the operation to the desired output wordlength, before doing the shift.

 The multiplication operator increases the wordlength, which is not automatically reduced when you assign the result to a signal of smaller with. If you want to reduce wordlength, then you must do this by using a cast operation.

For complex expressions, these type promotion rules look a bit tedious. They are however used because they allow you to express behavior precisely downto the bit level. For example, the following piece of code extracts each of the bits of a three bit signal:

```
_sig threebits(dfix(6,3,0));

20

dfix bit(0,1,0);

_sig bit2(``bit2''), bit1(``bit1''), bit0(``bit0'');

bit2 = cast(bit, threebits >> dfix(2));

bit1 = cast(bit, threebits >> dfix(1));

bit0 = cast(bit, threebits);
```

These bit manipulations were not possible without the given type promotion rules.

For hardware implementation, the following operators are

present.

10

- Addition and subtraction are implemented on ripple-carry adder/subtractors.
- Multiplication is implemented with a booth multiplier block.
 - Casts are hardwired.
 - Shifts are either hardwired in case of constant shifts, or else a barrel shifter is used in case of variable shifts.
 - Comparisons are implemented with dedicated comparators (in case of constant comparisons), or subtractions (in case of variable comparisons).
- Bitwise operators are implemented by their direct gate
 equivalent at the bit level.
 - Lookup tables are implemented as PLA blocks that are mapped using two-level or multi-level random logic.
 - Conditional assignment is done using multiplexers.
- Msbit detection is done using a dedicated msbit detector.

Globals and utility functions for signals

There are a number of global variables that directly relate to the "_sig" class, as well as the embedded "sig" class. In normal circumstances, you do not need to use these functions.

The variables "glbNumberOf_Sig" and "glbNumberOfSig"

30 contain the number of "_sig" and "sig" that your program has defined. The variable "glbNumberOfReg" contains the

number of "sig" that are of the register type. This represents the word-level register count of your design. The "glbSigHashConflicts" contain the number of hash conflicts that are present in the internal signal data structure organization. If this number is more then, say 5% of "glbNumberOf_Sig", then you might consider knocking at OCAPIs complaint counter. The simulation is not bad if you exceed this bound, only it will go slower.

10 The variable "glbListOfSig" contains a global list of signals in your system. You can go through it by means of

For each such a "sig", you can access a number of utility 20 member functions.

- "isregister()" returns 1 when a signal is a register.
- "isconstant()" returns 1 when a signal is a constant value.
- "isterm()" returns 1 when you have defined this signal yourself. These are signals which are introduced through "_sig()" class constructors. OCAPI however also adds signals of its own.
- "getname()" returns the "char *" name you have used to define the signal.
 - "get_showname()" returns the "char *" name of the signal

that is used for code generation. This is equal to the original name, but with a unique suffix appended to it.

The sfg class

5

10

In order to construct a timed (clocked) simulation, signals and signals expressions must be assigned to a signal flowgraph. A signal flowgraph (in the context of OCAPI) is a container that collects all behavior that must be executed during one clock cycle.

The sfg behavior contains

- A set of expressions using signals
- 15 A set of inputs and outputs that relate signals to output and input queues

Thus, a signal flowgraph object connects local behavior (the signals) to the system through communications queues.

20 In hardware, the indication of input and output signals also results in ports on your resulting circuit.

A signal flowgraph can be a marker of hardware scope. This is also demonstrated by the following example.

25

```
_sig a(``a'');
_sig b(``b'');
_sig c(dfix(2));

30 dfbfix A(``A'');
dfbfix B(``B'');
```

```
// a signal flowgraph object is created
    sfg add_two, add_three;
    // from now on, every signal expression written down will
 5 // be included in the signal flowgraph add two
    add two.starts();
    a = b + c;
        You must also give a name to add two,
                                                       for code
10
   // generation
    add_two << ``add_two'';</pre>
    // also, inputs and ouputs have to be indicated.
    // you use the input and ouput objects ip and op for this
15 add_two << ip(b, B);</pre>
    add two << op(a, A);
    // next expression will be part of add_three
    add three.starts();
20 a = b + dfix(3);
    add_three << ``add three'';
    add_three << ip(b,B);</pre>
    add three << op(a,A);
25
    // you can also to semantical checks on signal flowgraphs
   add_two.check();
   add three.check();
   The
         semantical
                      check
                              warns
                                     you
                                           for
                                                 the
                                                      following
   specification errors:
```

• Your signal flowgraph contains a signal which is not

declared as a signal flowgraph input and at the same time, it is not a constant or a register. In other words, your signal flowgraph has a dangling input.

• You have written down a combinatorial loop in your signal flowgraph. Each signal must be ultimately dependent on registered signals, constants, or signal flowgraph inputs. If any other dependency exists, you have written down a combinatorial loop for which hardware synthesis is not possible.

10

5

Execution of a signal flowgraph

A signal flowgraph defines one clock cycle of behavior. The semantics of a signal flowgraph execution are well defined.

15

- At the start of an execution, all input signals are defined with data fetched from input queues.
- The signal flowgraph output signals are evaluated in a demand driven way. That is, if they are defined by an expression that has signal operands with known values, then the ouput signal is evaluated. Otherwise, the unknown values of the operands are determined first. It is easily seen that this is a recursive process. Signals with known values are: registered signals, constant signals, and signals that have already been calculated in the current execution.
 - The execution ends by writing the calculated output values to the output queues.
- 30 Signal flowgraph semantics are somewhat related to untimed blocks with firing rules. A signal flowgraph needs one

token to be present on each input queue. Only, the firing rule on a signal flowgraph is not implemented. If the token is missing, then the simulation crashes. This is a crude way of warning you that you are about to let your hardware evaluate a nonsense result.

The relation with untimed block firing rules will allow to do a timed simulation which consist partly of signal flowgraph descriptions and partly of untimed basic blocks.

10 The section "Timed simulations will treat this more into detail.

Running a signal flowgraph by hand

15 A signal flowgraph is only part of a timed description. The control component (an FSM) still needs to be introduced. There can however be situations in which you would like to run a signal flowgraph directly. For instance, in case you have no control component, or if you have not yet developed a control description for it.

The "sfg" member function "run()" performs the execution of the signal flowgraph as described above. An example is used to demonstrate this.

25

```
#include "qlib.h"

void main()

30 {
    _sig a("a");
    sig b("b");
```

```
_sig c(dfix(2));
                   dfbfix A("A");
                   dfbfix B("B");
 5
                   sfg add_two;
                   add_two.starts();
                   a = b + c;
                   add_two << "add_two";</pre>
                   add_two << ip(b, B);</pre>
10
                   add_two << op(a, A);
                   add_two.check();
15
                   B \ll dfix(1) \ll dfix(2);
                   // running silently
                   add_two.eval();
                   cout << A.get() << "\n";
20
                   // running with debug information
                   add_two.eval(cout);
                   cout << A.get() << "\n";
25
                   add_two.eval(cout);
                   }
    When running this simulation, the following appears on the
    screen.
30
    3.000000e+00
    add_two(
                  b
                         2)
```

```
а
    4.000000e+00
    add_two(Queue Underflow @ get in queue B
 5
    The first line shows the result in the first "eval()" call.
    When this call is given an output stream as argument, some
    additional information is printed during evaluation. For
    each signal flowgraph, a list of input values is printed.
   Intermediate signal values are printed after the ":" at the
10
    beginning of the line. The output values as they are
    entered in the ouput queues are printed after the "=>".
    Finally, the last line shows what happens when "eval()" is
    called when no inputs are available on the input queue "B".
15
    For signal flowgraphs with registered signals, you must
    also control the clock of these signals. An example of an
    accumulator is given next.
20
   #include "qlib.h"
   void main()
    {
                 clk ck;
25
                 sig a("a",ck,dfix(0));
```

sfg accu;

_sig b("b");

dfbfix A("A");

dfbfix B("B");

The simulation is controlled in a while loop that will consume all input values in queue "B". After each run, the clock attached to registered signal "a" is triggered. This is done indirectly through the "sfg" member call "tick()", that updates all registered signals that have been assigned within the scope of this "sfg". Running this simulation results in the following screen ouput

```
accu
                        (
                               b
                                     1)
25
                               а
                                     0/
                                            1
                                     0/
                       =>
     accu
                       (
                               b
                                     2)
                                     1/
                                            3
                       =>
                               a
                                     1/
                                            3
30
     accu
                       (
                               b
                                     3)
                                     3/
                                            6
                               a
                                     3/
                                            6
                       =>
                               а
```

The registered signal "a" has two values: a present value (shown left of "/"), and a next value (shown right of "/"). When the clock ticks, the next value is copied to the present value. At the end of the simulation, registered signal "a" will contain 6 as its present value. The ouput queue "A" however will contain the 3, the "present value" of "a" during the last iteration.

10 Finally, if you want to include a signal flowgraph in an untimed simulation, you must make shure that you implement a firing rule that guards the sfg evaluation.

An example that incorporates the accumulator into an untimed basic block is the following.

```
#include "qlib.h"
    class accu : public base
20
                  public:
                    accu(char *name, dfbfix &i; dfbfix &o);
                   int run();
                  private:
25
                   dfbfix *ipq;
                   dfbfix *opq;
                   sfg _accu;
                   clk ck;
    }
30
    accu::accu(char *name, dfbfix &i, dfbfix &o) : base(name)
    {
```

```
ipq = i.asSource(this);
                   opq = o.asSink(this);
                   sig a("a",ck,dfix(0));
 5
                   sig b("b");
                   _accu.starts();
                   a = a + b;
                   _accu << "accu";
                   _accu << ip(b, *ipq);
10
                   _accu << op(a, *opq);
                   _accu.check();
    }
    int accu::run()
15
                   if (ipq->getSize() < 1)</pre>
                   return 0;
                   _accu.eval();
                   accu.tick(ck);
20
   }
```

In this example, the signal flowgraph _accu is included into the private members of class _accu.

25 Globals and utility functions for signal flowgraphs

The global variable "glbNumberOfSfg" contains the number of "sfg" objects that you have constructed in your present OCAPI program. Given an "sfg()" object, you have also a number of utility member function calls.

- "getname()" returns the "char *" name of the signal flowgraph.
- "merge()" joins two signal flowgraphs.
- "getisig(int n)" returns a "sig *" that indicates which
 signal corresponds to input number "i" of the signal flowgraph. If 0 is returned, this input does not exist.
 - "getiqueue(int n)" returns the queue ("dfbfix *")
 assigned to input number "i" of the signal flowgraph.
 If 0 is returned, then this input does not exist.
- "getosig(int n)" returns a "sig *" that indicates which signal corresponds to output number "i" of the signal flowgraph. If 0 is returned, this output does not exist.
- "getoqueue(int n)" returns the queue ("dfbfix *")
 assigned to output number "i" of the signal flowgraph.
 If 0 is returned, then this output does not exist.

You should keep in mind that a signal flowgraph is a data structure. The source code that you have written helps to build this data structure. However, a signal flowgraph is not executed by running your source code. Rather, it is interpreted by OCAPI. You can print this data structure by means of the "cg(ostream)" member call.

25 For example, if you appended

accu.cg(cout);

to the "running-an-sfg-by-hand" example, then the following output would be produced:

```
sfg accu
inputs { b_2 }
outputs { a_1 }
code {

a_1 = a_1_at1 + b_2;
};
```

Finite state machines

With the aid of signals and signal flowgraphs, you are able to construct clock-cycle true data processing behavior. On top of this data processing, a control sequencing component can be added. Such a controller allows to execute signal flowgraphs conditionally. The controller is also the anchoring point for true timed system simulation, and for hardware code generation. A signal flowgraph embedded in an untimed block cannot be translated to a hardware processor: you have to describe the control component explicitly.

20 The ctlfsm and state classes

The controller model currently embedded in OCAPI is a Mealy-type finite state machine. This type of FSM selects the transition to the next state based on the internal state and the previous output value.

In an OCAPI description, you use a "ctlfsm" object to create such a controller. In addition, you make use of "state" objects to model controller states. The following example shows the use of these objects.

#include ``qlib.h''

```
void main()
    {
                   sfg dummy;
                   dummy << ``dummy'';</pre>
 5
                   // create a finite state machine
                   ctlfsm f;
10
                  // give it a name
                  f << ``theFSM'';
                  // create 2 states for it
                  state rst;
                  state active;
15
                  // give them a name
                      << ``rst'';
                  active << ``active'';</pre>
                  // identify rst as the initial state of
20
                  // ctlfsm f
                  f << deflt(rst);
                  // identify active as a plain state of ctlfsm
                  // f
                  f << active;
25
                  // create an unconditional transition from
                  // rst to active
                  rst << allways << active;
                  // allways' is a historical typo and will be
30
                  // replaced by "always" in the future
                  // create an unconditional transition from
```

```
// active to active, executing the dummy sfg.
active << allways << dummy << active;

// show what's inside f

cout << f;
}</pre>
```

There are two states in this fsm, "rst" and "active". Both are inserted in the fsm by means of the "<<" operator. In addition, the "rst" state is identified as the default state of the fsm, by embedding it into the "deflt" object. An fsm is allowed to have one default state. When the fsm is simulated, then the state at the start of the first clock cycle will be "rst". In the hardware implementation, a "reset" pin will be added to the processor that is used to initialize the fsm's state register with this state.

Two transitions are defined. A transition is written according to the template: starting state, conditions, actions, target state, all of this separated by the "<<" operator. The condition "allways" is a default condition that evaluates to true. It is used to model unconditional transitions.

25 The last line of the example shows a simple operation you can do with an fsm. By relating it to the output stream, the following will appear on the screen when you compile and execute the example.

```
30 digraph g
{
    rst [shape=box];
```

```
rst->active;
active->active;
}
```

5 This output represent a textual format of the state transition diagram. The format is that of the "dotty" tool, which produces a graphical layout of your state transition diagram.

"dotty" is commercial software available from AT&T.

10

You cannot simulate a "ctlfsm" object on itself. You must do this indirectly through the "sysgen" object, which is introduced in the section "Timed Simulations".

15 The cnd class

Besides the default condition "allways", you can use also boolean expressions of registered signals. The signals need to be registered because we are describing a Mealy-type 20 fsm. You construct conditions through the "cnd" object, as shown in the next example.

```
#include "qlib.h"

25 void main()
{
      clk ck;
      _sig a("a",ck, dfix(0));
      _sig b("b",ck, dfix(0));

      aig a_input("a");
      _sig b_input("a");

      dfbfix A("A");
```

```
dfbfix B("B");
          sfg some operation;
          // some operations go here ...
 5
          sfg readcond;
          readcond.starts();
          a = a_input;
          b = b_input;
10
          readcond << "readcond";</pre>
          readcond << ip(a input,A);</pre>
          readcond << ip(binput,B);</pre>
          readcond.check();
15
          // create a finite state machine
          ctlfsm f;
          f << "theFSM";
          state rst;
20
          state active;
          state wait;
                 << "rst";
          rst
         active << "active";</pre>
25
         wait
                 << "wait";
         f << deflt(rst);
         f << active;
         f << wait;
30
                << allways << readcond << active;
                    << _cnd(a) << readcond << some_operation
         active
                    << wait;
```

A FAQ is why condition signals must be registers, and whether they can be plain signals also. The answer is simple: no, they can't. The fsm control object is a standalone machine that must be able to 'boot' every clock 10 cycle. During one execution cycle, it will first select the transition to take (based on conditions), and then execute the signal flowgraphs that are attached to this transition. If "immediate" transition conditions had to be expressed, then the signals should be read in before the fsm 15 transition is made, which is not possible: the execution of an sfg can only be done when a transition is selected, in other words: when the condition signals are known. Besides this semantical consideration, the registered-condition requirement will also prevent you from writing 20 combinatorial control loops at the system level.

The first signal flowgraph "readcond" takes care of reading in two values "a" and "b" that are used in transition conditions. The sfg reads the signals "a" and "b" in through the intermediate signals "a_input" and "b_input". This way, "a" and "b" are explicitly assigned in the signal flowgraph, and the semantical check "readcond.check()" will not complain about unassigned signals.

30 The fsm below it defines three states. Besides an initial state "rst" and an operative state "active", a wait state "wait" is defined, that is entered when the input signal

"a" is high. This is expressed by the "_cnd(a)" transition condition in the second fsm transition. You must use "_cnd()" instead of "cnd()" because of the same reason that you must use "_sig()" instead of "sig()": The underscoretype classes are empty boxes that allocate the objects that do the real work for you. This allocation is dynamic and independent of the C++ scope.

Once the wait state is entered, it can leave it only when the signals "a" or "b" go low. This is indicated in the transition condition of the third fsm transition. A "&&" operator is used to express the and condition. If the signals "a" and "b" remain high, then the wait state is not left. The transition condition of the last transition expresses this. It uses the logical not "!" and logical or "||" operators to express this.

The "readcond" signal flowgraph is executed at all transitions. This ensures that the signals "a" and "b" are updated every cycle. If you fail to do this, then the value of "a" and "b" will not change, potentially creating a deadlock.

To summarize, you can use either "always" or a logical expression of "_cnd()" objects to express a transition condition. The signals use in the condition must be registers. This results in a Mealy-type fsm description

Utility functions for fsm objects

30

A number of utility functions on the "ctlfsm" and "state" classes are available for query purposes. This is only

minimal: The objects are intended to be manipulated by the cycle scheduler and code generators.

```
sfg action;
 5 ctlfsm f;
    state s1;
    state s2;
    f << deflt(s1);
10 f << s2;
    s1 << allways << s2;
    s2 << allways << action << s1;
15 // run through all the state in f
    statelist *r;
    for (r = f.first; r; r = r->next)
20
   }
    // print the nuymber of states in f,
    // print the number of transitions in f,
    // print the name of f,
    // print the number of sfg's in f
25 cout << f.numstates() << ``\n'';</pre>
    cout << f.numtransitions() << ``\n'';</pre>
    cout << f.getname() << ``\n'';</pre>
    cout << f.numactions() << ``\n'';</pre>
30 // print the name of a state
    cout << s1.getname() << ``\n'';</pre>
```

Using signals, signal flowgraphs, finite state machines and

The basic block for timed simulations

states, you can construct a timed description of a block.

5 Having obtained such a description, it is convenient to merge it with the untimed description. This way, you will have one class that allows both timed and untimed simulation. Of course, this merging is a matter of writing style, and nothing forces you to actually have both a timed and untimed description for a block.

The basic block example, that was introduced in the section "The basic block", will now be extended with a timed version. As before, both an include file and a code file will be defined. The include file, "add.h", looks like the following code.

```
#ifndef ADD_H
#define ADD_H

20
#include ``qlib.h''

class add : public base
{

25     public:
        add(char *name, FB & _in1, FB & _in2, FB & _o1);

        // untimed
        int run();

30

        // timed
        void define();
```

The private members now also contain a control fsm object, in addition to signal flowgraph objects and states. If you 15 feel this is becoming too verbose, you will find help in the section "Faster description using macros", that defines a macro set that significantly accelerates description entry.

20 In the public members, two additional member functions are declared: the "define()" function, which will setup the timed description data structure, and the "fsm()", which returns a pointer to the fsm controller. Through this pointer, OCAPI accesses everything it needs to do simulations and code generation.

The contents of the adder block will be described in "add.cxx".

30 #include ``add.h''

#endif

add::add(char *name, FB & _in1, FB & _in2, FB & _o1) :

```
base(name)
    {
                  in1 = in1.asSource(this);
                  in2 = in2.asSource(this);
                  o1 = _o1.asSink (this);
 5
                  define();
    }
    int add::run()
10
    }
    void add::define()
15
                  _sig i1(``i1'');
                  _sig i2(``i2'');
                  _sig ot(``ot'');
20
                  _add << ``add'';
                  _add.starts();
                  ot = i1 + i2;
                  _add << ip(i1, *in1);
                  _add << ip(i2, *in2);
25
                  _add << op(ot, *o1);
                  _fsm << ``fsm'';
                  _go << ``go'';
30
                  _fsm << deflt(_go);
                  _go << allways << _add << _go;
    }
```

If the timed description uses also registers, then a pointer to the global clock must also be provided (OCAPI generates single-clock, synchronous hardware). The easiest way is to extend the constructor of "add" with an additional parameter "clk &ck", that will also be passed to the "define" function.

Timed simulations

10

By obtaining timed descriptions for you untimed basic block, you are now ready to proceed to a timed simulation. A timed simulation differs from an untimed one in that it proceeds clock cycle by clock cycle. Concurrent behavior between different basic blocks is simulated on a cycle-by-cycle basis. In contrast, in an untimed simulation, this concurrency is present on an iteration by iteration basis.

The sysgen class

20

The "sysgen" object is for timed simulations the equivalent of a "scheduler" object for untimed simulations. In addition, it also takes care of code and testbench generation, which explains the name.

25

The sysgen class is used at the system level. The timed "add" class, defined in the previous section, is used as an example to construct a system which uses untimed file sources and sinks, and a timed "add" class.

30

#include ``qlib.h''
#include ``add.h''

```
void main()
    {
                   dfbfix i1("i1");
 5
                   dfbfix i2("i2");
                   dfbfix o1("o1");
                   src SRC1("SRC1", i1,"SRC1");
                   src SRC2("SRC2", i2,"SRC2");
                   add ADD ("ADD" , i1, i2, o1);
10
                   snk SNK1("SNK1", o1,"SNK1");
                   sysgen S1("S1");
15
                   S1 << SRC1;
                   S1 << SRC2;
                   S1 << ADD.fsm();
                   S1 << SNK1;
                   S1.setinfo(verbose);
20
                  clk ck;
                   int i;
                   for (i=0; i<3; i++)
                   S1.run(ck);
25
    }
```

The simulation is set up as before with queue objects and basic blocks. Next, a "sysgen" object is created, with name 30 "S1". All basic blocks in the simulation are appended to the "sysgen" objects by means of the \$<<\$ operator. If a timed basic block is to be used, as for instance in case of

the "add" object, then the "fsm()" pointer must be presented to "sysgen" rather then the basic block itself. A "sysgen" object knows how to run and combine both timed and untimed objects. For the description shown above, untimed versions of the file sources and sink "src" and "snk" will be used, while the timed version of the "add" object will be used.

Next, three clock cycles of the system are run. This is
done by means of the "run(ck)" member function call of
"sysgen". The clock object "ck" is, because this simulation
contains no registered signals, a dummy object. When
running the simulator executable with stimuli file contents

15	SRC1	SRC2	not present	in the file
	*** *** ***		not present	in the file
	1	4		
	2	5		
	3	6		

20

you see the following appearing on the screen.

```
*** INFO: Defining block SRC1
                  *** INFO: Defining block SRC2
25
                  *** INFO: Defining block ADD
                  *** INFO: Defining block SNK1
                  fsm fsm: transition from go to go
                  add#0
                  add#1
30
                   in
                        i1
                             1
                   in
                        i2
                             4
                   sig ot
                             5
```

out' ot 5 fsm fsm: transition from go to go add#0 add#1 5 in i1 in **i**2 5 sig ot 7 out' ot 7 fsm fsm: transition from go to go add#0 10 add#1 in i1 3 in i2 6 sig ot 9 15 out' ot

The debugging output produced is enabled by the "setinfo()" call on the "sysgen" object. The parameter "verbose" enables full debugging information. For each clock cycle, 20 each fsm responds which transition it takes. The fsm of the "add" block is called "fsm", an as is seen it makes transitions from the single state "go" to the obvious destination. Each signal flowgraph during this simulation is executed in two phases (below it is indicated why).

25 During simulation, the value of each signal is printed.

Selecting the simulation verbosity

The "setinfo" member function call of "sysgen" selects the 30 amount of debugging information that is produced during simulation. Four values are available:

- "silent" will cause no output at all. This can significantly speed up your simulation, especially for large systems containing several hundred of signal flowgraphs.
- 5 "terse" will only print the transitions that fsm's make.
 - "verbose" will print detailed information on all signal updates.
- "regcontents" will print a list the values of registered signals that change during the current simulation. This is by far the most interesting option if you are debugging at the system level: when nothing happens, for instance when all your timed descriptions are in some "hold" mode, then no ouput is produced. When there is a lot of activity, then you will be able to track all registered signals that change.

This example is part of a simulation containing 484 registerd signals and 483 signal flowgraphs. Using "setinfo(verbose)" here might require a good text editor to see what is happening - if anything will happen before your quota is exceeded.

For instance, the code fragment

S.run(ck);
}

can produce an output as shown below.

5

	> Cycle 18			
		coef_ram_ir_2	0	1
		copy_step_flag	1	0
		ext_ready_out	1	0
10		pc	15	16
		step_flag	1	0
	> Cycle 19			
		coef_ram_ir_2	1	0
		coef_wr_adr	12	13
15		hold_pc	0	16
		pc	16	17
		pc_ctl_ir_1	1	0
	> Cycle 20			
		step_clock	0	1
20	> Cycle 21			
		copy_step_flag	0	1
		prev_step_clock	0	1
		step_flag	0	1

25 Three phases are better

Although you will be saved from the details behind twophase simulation, it is worthwhile to see the motivation behind it.

30

When you run an "sfg" "by hand" using the "run()" method of an "sfg", the simulation proceeds in one phase: read

inputs, calculate, produce ouput. The "sysgen" object, on the other hand, uses a two-phase simulation mechanism.

The origin is the following. In the presence of feedback loops, your system data flow simulation will need initial values on the communication queues in order to start the simulation. However, the code generator assumes communication queues will translate to wiring. Therefore, there will never be storage in the implementation of a 10 communication queue to hold these intitial values. OCAPI works around this by producing these initial values at runtime. This gives rise to a three-phase simulation: in the first phase, initial values are produced, while in the second phase, they are consumed again. This process repeats every clock cycle.

The three-phase simulation mechanism is also able to detect combinatorial loops at the system level. If there exists such a loop, then the first phase of the simulation will not produce any initial value on the system interconnect. Consequently, in the last phase there will be at least one signal flowgraph that will not be able to complete execution in the current clock cycle. In that case, OCAPI will stop the simulation. Also, you get a list of all signal flowgraphs that have not completed the current clock cycle, in addition to the queue statistics that are attached to these signal flowgraphs.

Hardware code generation

30

OCAPI allows you to translate all timed descriptions to a synthesizable hardware description.

- For each timed description, you get a datapath ".dsfg" file, that can be entered into the Cathedral-3 datapath synthesis environment, converted to VHDL and postprocessed by Synopsys-dc logic synthesis.
- For each timed description, you also get a controller ".dsfg" file, which is synthesized through the same environment.
- You also get a glue cell, that interconnects the
 resulting datapath and controller VHDL file.
 - You get a system interconnect file, that integrates all glue cells in your system. For this system interconnect file, you optionally can specify system inputs and outputs, scan chain interconnects, and RAM interconnects. The file is VHDL.
 - Finally, you also get debug information files, that summarize the behavior of and ports on each processor.

Untimed blocks are not translated to hardware. The use of the actual synthesis environments will not be discussed in this section. It is assumed to be known by a person skilled in the art.

The generate() call

25

15

5

The member call "generate()" performs the code generation for you. In the adder example, you just have to add

S1.generate();

30

at the end of the main function. If you would compile this

description, and run it, then you would see things are not quite OK:

```
*** INFO: Generating Systen Link Cell

*** INFO: Component generation for S1

*** INFO: C++ currently defines 5 sig, 4 _sig, 1 sfg.

*** INFO: Generating FSMD fsm

*** INFO: FSMD fsm defines 1 instructions

DSFGgen: signal i1 has no wordlength spec.

DSFGgen: signal i2 has no wordlength spec.

DSFGgen: signal ot has no wordlength spec.

DSFGgen: not all signals were quantized. Aborting.

*** INFO: Auto-cleanup of sfg
```

15 Indeed, in the adder example up to now, nothing has been entered regarding wordlengths. During code generation, OCAPI does quite some consistency checking. The general advice in case of warnings and errors is: If you see an error or warning message, investigate it. When you synthesize code that showed a warning or error during generation, you will likely fail in the synthesis process too.

The "add" description is now extended with wordlengths. 8

25 bit wordlengths are chosen. You modify the "add" class to include the following changes.

```
_sig ot(``ot'',wl);
    }
 5 After recompiling and rerunning the OCAPI program, you now
    see:
    *** INFO: Generating System Link Cell
    *** INFO: Component generation for S1
    *** INFO: C++ currently defines 5 sig, 4 sig, 1 sfg.
    *** INFO: Generating FSMD fsm
    *** INFO: FSMD fsm defines 1 instructions
    *** INFO: C++ currently defines 31 sig, 21 _sig, 3 sfg.
    *** INFO: Auto-cleanup of sfg
15
    In the directory where you ran this, you will find the
    following files:
    • "fsm dp.dsfg", the datapath description of "add"
    • "fsm fsm.dsfg", the controller description of "add"
20
    • "fsm.vhd", the glue cell description of add
    • "S1.vhd", the system interconnect cell
    • "fsm.ports", a list of the I/O ports of "add".
   The glue cell "fsm.vhd" has the following contents (only
    the entity declaration part is shown).
    -- Cath3 Processor for FSMD design fsm
30 library IEEE;
    use IEEE.std_logic_1164.all;
```

```
entity fsm is
```

```
port (
    reset: in std_logic;

clk: in std_logic;

i1: in std_logic_vector ( 7 downto 0 );

i2: in std_logic_vector ( 7 downto 0 );

ot: out std_logic_vector ( 7 downto 0 )
);
```

10 end fsm;

25

Each processor has a reset pin, a clock pin, and a number of I/O ports, depending on the inputs and ouputs defined in the signal flowgraphs contained in this processor. All signals are mapped to "std_logic" or "std_logic_vector". The reset pin is used for synchronous reset of the embedded finite state machine. If you need to initialize registered signals in the datapath, then you have to describe this explicitly in a signal flowgraph, and execute this upon the first transition out of the initial state.

The "fsm.ports" file, indicates which ports are read in in each transition. In the example of the "add" class, there is only one transition, which results in the following ".ports" file

*****	SFG	fsmgogo0	******
-------	-----	----------	--------

	Port #	I/O	Port	Q
	1	I	i 1	i1
30	2	I	i 2	i2
	1	0	ot	01

The name of an input or output signal is used as a port name, while the name of the queue associated to it relates to the system net name that will be connected to this port.

5 System cell refinements

The system link cell incorporates all glue cells of your current timed system description. These glue cells are connected if they read/write from the same system queue. There are some refinements possible on the "sysgen" object that will also allow you to indicate system level inputs and ouputs, scan chains, and RAM connections.

System inputs and ouputs are indicated with the "inpad()"

15 and "outpad()" member calls of "sysgen". In the example,
this is specified as

```
sysgen S1(``S1'');

20

dfix b8(0,8,0);

S1.inpad(i1, b8);

S1.inpad(i2, b8);

25 S1.outpad(o1, b8);
```

Making these connections will make the "i1", "i2", "o1" signals appear in the entity declaration of the system cell "S1". The entity declaration inside of the file "S1.vhd" thus looks like

entity S1 is

30

```
port (
    reset: in std_logic;
    clk: in std_logic;
    i1: in std_logic_vector ( 7 downto 0 );
    i2: in std_logic_vector ( 7 downto 0 );
    o1: out std_logic_vector ( 7 downto 0 )
    );
end S1;
```

10 Scan chains can be added at the system level, too. For each scan chain you must indicate which processors it should include. Suppose you have three basic blocks (including a timed description and registers) with names "BLOCK1", "BLOCK2", "BLOCK3". You attach the blocks to two scan chains using the following code.

```
scanchain SCAN1("scan1");
scanchain SCAN2("scan2");
```

20 SCAN1.addscan(& BLOCK1. fsm());
 SCAN1.addscan(& BLOCK2. fsm());
 SCAN2.addscan(& BLOCK3. fsm());

The "sysgen" object identifies the required scan chain connections through the "fsm" objects that are assigned to it. In order to have reasonable circuit test times, you should not include more then 300 flip-flops in each scan chain. If you have a processor that contains more then 300 flip-flops, then you should use another scan chain connection strategy.

Finally, you can generate code for the standard untimed

30

possible interconnection two block RAM. There are mechanisms: the first will include the untimed RAM blocks in "sysgen" as internal components of the system link cell. include the RAM blocks second will as external The 5 components. This latter method requires you to construct a "system-system link cell", that includes entities and the system link cell in a larger structure. However, it might be required in case you have to remap the standard RAM interface, orintroduce additional asynchronous timing logic. 10

An example of the two methods is shown next

```
ram RAM1("ram1", addr1, di1, do1, wr, rd, 128);
ram RAM2("ram2", addr2, di2, do2, wr, rd, 128);

// types of address and data bus
dfix addrtype(0, 7, 0);
dfix dattype (0, 4, 0);

20
sysgen S1(``S1'');

// define an external ram
S1.extern_ram(RAM1, addrtype, dattype);

25

// define an internal ram
S1.intern_ram(RAM2, addrtype, dattype);
```

As always, there are a number of pitfalls when things get complex. You should watch the following when diving into

code generation.

OCAPI generates nicely formatted code, that you can investigate. To help you in this process, also the actual signal names that you have specified are regenerated in the VHDL and DSFG code. This implies that you have to stay away from VHDL and DSFG keywords, or else you will get an error from either Cathedral-3 or Synopsys.

The mapping of the fixed point library to hardware is, in the present release, minimal. First of all, although registered signals allow you to specify an initial value, you cannot rely on this for the hardware circuit. Registers, when powered on, take on a random state.

15 Therefore, make sure that you specify the initialization sequence of your datapath. A second fixed point pitfall is that the hardware support for the different quantization schemes is lacking. It is assumed that you finally will use truncated quantization on the lsb-side and wrap-around quantization on the msb-side of all signals. The other

quantization on the msb-side of all signals. The other quantization schemes require additional hardware to be included. If you really need, for instance, saturated msb quantization, then you will have to describe it in terms of the default quantization.

25

30

Finally, the current set of hardware operators in Cathedral-3 is designed for signed representations. They work with unsigned representations also as long as you do no use relational operations (<, > and the like). In this last case, you should implement the unsigned operation as a

signed one with one extra bit.

Verification and testbenches

and do code generations.

Once you have obtained a gate level implementation of your circuit, it is necessary to verify the synthesis result.

5 OCAPI helps you with this by generating testbenches and testbench stimuli for you while you run timed simulations

The example of the "add" class introduced previously is 10 picked up again, and testbench generation capability is included to the OCAPI description.

Generation of testbench vectors

15 The next example performs a three cycle simulation of the "add" class and generates a testbench vectors for it.

15

```
S1 << SRC1;
S1 << SRC2;
S1 << ADD.fsm();
S1 << SNK1;
ADD.fsm().tb_enable();

clk ck;
int i;
for (i=0; i<3; i++)
S1.run(ck);

ADD.fsm().tb_data();
}</pre>
```

Just before the timed simulation starts, you enable the generation of testbench vectors by means of a "tb_enable()" member call for each fsm that requires testbench vectors.

- During simulation, the values on the input and ouput ports of the "add" processor are recorded. After the simulation is done, the testbenches are generated using a "tb_data()" member function call.
- 25 Testbench generation leaves three data files behind:
 - "fsm_tb.dat" contains binary vectors of all inputs of the "add" processor. It is intended to be read in by the VHDL simulator as stimuli.
- *"fsm_tb.dat_hex" contains hexadecimal vectors of all inputs and outputs of the "add" processor. It contains the output that should be produced by the VHDL simulator

when the synthesis was successful.

 "fsm_tb.dat_info" documents the contents of the stimuli files by saying which stimuli vector corresponds to which signal

5

When compiling and running this OCAPI program, the following appears on screen.

```
*** INFO: Defining block SRC1
```

10 *** INFO: Defining block SRC2

*** INFO: Defining block ADD

*** INFO: Defining block SNK1

*** INFO: Creating stimuli monitor for testbench of FSMD fsm

15 *** INFO: Generating stimuli data file for testbench fsm tb.

*** INFO: Testbench fsm_tb has 3 vectors.

Afterwards, you can take a look at each of the three generated testbenches.

-- file: fsm tb.dat

0000001 00000100

00000010 00000101

25 00000011 00000110

-- file: fsm_tb.dat_hex

01 04 05

02 05 07

03 06 09

30 -- file: fsm_tb.dat_info

Stimuli for fsm_tb contains 3 vectors for

Next columns occur only in _hex.dat file and are outputs

5

o1_stim write

You can now use the vectors in the simulator. But first, you must also generate a testbench driver in VHDL.

10

Generation of testbench drivers

To generate a testbench driver, simply call the "tb_enable()" member function of the "add" fsm before you initiate code generation. You will end up with a VHDL file "fsm_tb.vhd" that contains the following driver.

-- Test Bench for FSMD design fsm

20 library IEEE;
 use IEEE.std logic 1164.all;

use IEEE.std_logic_textio.all;
use std.textio.all;

25

library clock;
use clock.clock.all;

entity fsm_tb is
30 end fsm tb;

architecture rtl of fsm_tb is

```
std logic;
           signal reset:
           signal clk: std logic;
           signal i1: std_logic_vector ( 7 downto 0 );
                  i2: std_logic_vector ( 7 downto 0 );
           signal ot: std logic_vector ( 7 downto 0 );
 5
           component fsm
                port
                         (
                   reset:
                             in std logic;
                   clk: in std logic;
10
                        in std_logic_vector ( 7 downto 0 );
                   i1:
                        in std logic vector ( 7 downto 0 );
                   i2:
                        out std_logic_vector ( 7 downto 0 )
                   );
           end component;
15
    begin
    crystal(clk, 50 ns);
    fsm_dut: fsm
           port map
                        (
20
                reset =>
                             reset,
                clk => clk,
                i1 =>
                        i1,
                i2 =>
                        i2,
                ot =>
                        ot
25
                );
           process
    ini:
           begin
           reset <= '1';
           wait until clk'event and clk = '1';
30
           reset <= '0';
           wait;
           end process;
```

```
input: process
           file stimuli : text is in "fsm tb.dat";
           variable aline : line;
 5
           file stimulo : text is out "fsm tb.sim out";
           variable oline : line;
           variable v_i1: std_logic_vector ( 7 downto 0 );
           variable v i2: std logic vector ( 7 downto 0 );
           variable v_ot: std_logic_vector ( 7 downto 0 );
           variable v_i1_hx: std_logic_vector ( 7 downto 0 );
10
           variable v i2 hx: std logic vector ( 7 downto 0 );
           variable v_ot_hx: std_logic_vector ( 7 downto 0 );
           begin
           wait until reset'event and reset = '0';
15
           loop
                if (not(endfile(stimuli))) then
                   readline(stimuli, aline);
                   read(aline,
                                  v i1);
                   read(aline,
                                  v i2);
20
                else
                   assert false
                   report "End of input file reached"
                   severity warning;
                end if;
25
                i1 <= v i1;
                i2 <= v i2;
                wait for 50 ns;
                v ot := ot;
                v_{i1}hx := v_{i1};
30
                v_{i2}hx := v i2;
                v_ot_hx := v_ot;
                hwrite(oline, v_i1_hx);
```

```
write(oline, ' ');
                hwrite(oline, v.i2 hx);
                write(oline, ' ');
                hwrite(oline, v ot hx);
 5
                write(oline, ' ');
                writeline(stimulo, oline);
                wait until clk'event and clk = '1';
           end loop;
           end process;
10 end rtl;
    configuration tbc rtl of fsm tb is
    for rtl
           for all: fsm
15
                use entity work.fsm(structure);
           end for;
    end for;
    end tbc rtl;
```

20 The testbench uses one additional library, "clock", which contains the "crystal" component. This component is a simple clock generator that drives a 50% duty cycle clk.

This testbench will generate a file "fsm_tb.sim_out". After running the testbench in VHDL, this file should be exactly the same as the "fsm_tb.dat_hex". You can use the unix "diff" command to check this. The only possible differences can occur in the first few simulation cycles, if the VHDL simulator initializes the registers to "X".

30

Using automatic testbench generation greatly speedups the verification process. You should consider using it whenever

you are into code generation.

Compiled code simulations

5 For large designs, simulation speed can become prohibitive. The restricting factor of OCAPI is that the signal flowgraph data structures are interpreted at runtime. In addition, runtime quantization (fixed point simulation) takes up quite some CPU power.

10

OCAPI allows you to generate a dedicated C++ simulator, that runs compiled code instead of interpreted code. Also, additional optimizations are done on the fixed point simulation. The result is a simulator that runs one to two orders of magnitude faster then the interpreted OCAPI simulation. This speed increase adds up to the order of magnitude that interpreted OCAPI already gains over event-driven VHDL simulation.

- 20 As an example, a 75Kgate design was found to run at 55 cycles per second (on a HP/9000). This corresponds to "4.1 million" gates per second, and motivates why C++ is the way to go for system synthesis.
- 25 Generating a compiled code simulator

The compiled code generator is integrated into the "sysgen" object. There is one member function, "compiled()", that will generate this simulator for you.

الم ميستان جامعان جارجار ما الاستان واليوسيان أن الاستان

30

#include ``qlib.h''
#include ``add.h''

In this simple example, a compiled code generator is made for a design containing only one FSM. The generator allows to include several fsm blocks, in addition to untimed blocks.

When this program is compiled and run, it leaves behind a file "S1_ccs.cxx", that contains the dedicated simulator. For the OCAPI user, the simulator defines one procedure, "one_cycle()", that simulates one cycle of the system.

When calling this procedure, it also produces debugging ouput similar to the "setinfo(regcontents)" call for "ctlfsm" objects. This procedure must be linked to a main program that will execute the simulation.

If an untimed block is present in the system, then it will be included in the dedicated simulator. In order to declare

25

30

```
it, you must provide a member function "CCSdecl(ofstream &)" that generates the required C++ declaration. As an example, the basic RAM block declares itself as follows:
```

```
5
                   -- file: ram.h
                   class ram : public base
                   public:
10
                        ram (char * name,
                              FB& address,
                              FB& data in,
                              FB& _data out,
15
                              FB& _w,
                              FB& _r,
                              int _size);
                        void CCSdecl(ofstream &os);
20
                   private:
                  };
                  -- file: ram.cxx
25
                  void ram::CCSdecl(ofstream &os)
                  {
                   os << " #include \"ram.h\"\n";
                   os << " ram " << typeName() << "(";
30
                   os << "\"" << typeName() << "\", ";
                   os << address.name() << ", ";
                   os << data_in.name() << ", ";
```

```
os << data_out.name() << ", ";
os << w.name() << ", ";
os << r.name() << ", ";
os << size << ");\n";
</pre>
```

This code enables the ram to reproduce the declaration by which it was originally constructed in the interpreted OCAPI program. Every untimed block that inherits from "base", and that you whish to include in the compiled code simulator must use a similar "CCSdecl" function.

Compiling and running a compiled code simulator

15 The compiled code simulator is compiled and linked in the same way as a normal OCAPI program. You must however also provide a "main" function that drives this simulator.

The following code contains an example driver for the "add" 20 compiled code simulator.

```
void one_cycle();
extern FB i1;
extern FB i2;
extern FB o1;

void main()

{
    i1 << dfix(1) << dfix(2) << dfix(3);
    i2 << dfix(4) << dfix(5) << dfix(6);</pre>
```

#include "qlib.h"

```
one_cycle();
one_cycle();
one_cycle();

5
    while (o1.getSize())
        cout << o1.get() << "\n";
}</pre>
```

When run, this program will produce the same results as before. In contrast to the compiled simulaton of your MPEG-4 image processor, you will not be able to notice any speed increase on this small example.

15 Faster communications

OCAPI uses queues as a means to communicate during simulation. These queues however take up CPU power for queue management. To save this power, there is an additional queue type, "wireFB", which is used for the simulation of point-to-point wiring connections.

The dfbfix wire class

25 A "wireFB" does not move data. In contrast, it is related to a registered driver signal. At any time, the value read of this queue is the value defined by the registered signal. Because of this signal requirement, a "wireFB" cannot be used for untimed simulations. The following 30 example of an accumulator shows how you can use a "wireFB", or the equivalent "dfbfix wire".

```
#include "qlib.h"
                   void main()
 5
                    clk ck;
                    _sig a("a",ck,dfix(0));
                    _sig b("b");
10
                    dfbfix wire A("A",a);
                    dfbfix B("B");
                    sfg accu;
                    accu.starts();
15
                    a = a + b;
                    accu << "accu";
                    accu << ip(b, B);</pre>
                    accu << op(a, A);
                    accu.check();
20
                    B << dfix(1) << dfix(2) << dfix(3);
                    while (B.getSize())
                    {
                         accu.eval(cout);
                         accu.tick(ck);
                    }
25
                   }
```

A "wireFB" is identical in use as a normal "FB" \}. Only, for each "wireFB", you indicate a registered driver signal in the constructor.

Interconnect strategies

The "wireFB" object is related to the interconnect strategy that you use in your system. An interconnect strategy includes a decision on bus-switching, bus-storage, and bus-arbitration. OCAPI does not solve this problem for you: it depends on your application what the right interconnection strategy is.

10 One default style of interconnection provided by OCAPI is the point-to-point, register driven bus scheme. This means that every bus carries only one signal from one processor to another. In addition, bus storage in included in the processor that drives the bus.

15

More complex interconnect strategies, like the one used in Cathedral-2, are also possible, but will have to be described in OCAPI explicitly. Thus, the freedom of target architecture is not without cost. In the section "Meta-code generation", a solution to this specification problem is presented.

Meta-code generation

- 25 OCAPI internally uses meta-code generation. With this, it is meant that there are code generators that generate new "fsm", "sfg" and "sig" objects which in turn can be translated to synthesizable code.
- 30 Meta-code generation is a powerful method to increase the abstraction level by which a specification can be made.

 This way, it is also possible to make parametrized

descriptions, eventually using conditions. Therefore, it is the key method of soft-chip components, which are software programs that translate themselves to a wide range of implementations, depending on the user requirements.

5

The meta-code generation mechanism is also available to the user. To demonstrate this, a class will be presented that generates an ASIP datapath decoder.

10 An ASIP datapath idiom

An ASIP datapath, when described as a timed description within OCAPI, will consist of a number of signal flowgraphs and a finite state machine. The signal flowgraphs express the different functions to be executed by the datapath. The fsm description is a degenerated one, that will use one transition per decoded instruction. The transition condition is expressed by the "instruction" input, and selects the appropriate signal flowgraph for execution.

20

Because the finite state machine has a fixed, but parametrizable structure, it is subject for meta-code generation. You can construct a "decoder" object, that generates the "fsm" for you. This will allow compact specification of the instruction set.

First, the "decoder" object (which is present in OCAPI) itself is presented.

-- the include file

30

#define MAXINS 100

```
#include "qlib.h"
          class decoder : public base
 5
           {
               public:
                decoder(char *_name, clk &ck, dfbfix & insq);
                void dec(int _numinstr);
                ctlfsm &fsm();
               void dec(int _code, sfg &);
10
               void dec(int _code, sfg &, sfg &);
               void dec(int _code, sfg &, sfg &, sfg &);
            private:
                char *name;
15
               clk *ck;
                dfbfix *insq;
                int inswidth;
                int numinstr;
20
                int codes[MAXINS];
               ctlfsm fsm;
               state active;
25
               sfg decode;
               _sigarray *ir;
               cnd * deccnd(int );
               void decchk(int);
30
        };
        -- the .cxx file
```

ş

```
#include "decoder.h"
        static int numbits(int w)
 5
         {
             int bits = 0;
             while (w)
                bits++;
10
                w = w \gg 1;
             return bits;
        }
15
        int bitset(int bitnum, int n)
        {
             return (n & (1 << bitnum));
        }
        decoder::decoder(char *_name, clk &_ck, dfbfix &_insq)
20
         : base ( name)
            name = _name;
             insq = _insq.asSource(this);
            ck = \&_ck;
25
            numinstr = 0;
             inswidth = 0;
            _fsm << _name;
            // active << strapp(name, "_go_");</pre>
            active << "go";
30
            _fsm << deflt(active);
        }
```

```
void decoder::dec(int n)
        {
            // define a decoder that decodes n instructions
 5
            // instruction numbers are 0 to n-1
            // create also the instruction register
            if (!(n>0))
            {
               cerr << "*** ERROR: decoder " << name << " must
10
               have at least one instruction\n";
               exit(0);
            }
            inswidth = numbits(n-1);
            if (n > MAXINS)
15
               cerr << "*** ERROR: decoder " << name << "
               exceeds decoding capacity\n";
               exit(0);
            }
20
            dfix bit(0,1,0,dfix::ns);
            ir = new _sigarray((char *) strapp(name,"_ir"),
            inswidth, ck, bit);
            decode.starts();
25
            int i;
            SIGW(irw, dfix(0, inswidth, 0, dfix::ns));
            for (i=0; i<inswidth; i++)</pre>
            {
               if (i)
30
               (*ir)[i]
                                     cast(bit,
                                                     irw
                                                               >>
               _sig(dfix(i,inswidth,0,dfix::ns)));
               else
```

```
(*ir)[i] = cast(bit, irw);
             }
             decode << strapp("decod", name);</pre>
             decode << ip(irw, *insq);</pre>
 5
        }
        void decoder::decchk(int n)
         {
10
             // check if the decoder can decode this instruction
             int i;
             if (!inswidth)
                cerr << "*** ERROR: decoder " << name << " must
15
                first define an instruction width\n";
             exit(0);
             }
            if (n > ((1 << inswidth)-1))
20
               cerr << "*** ERROR: decoder " << name << "
               cannot decode code " << n << "\n";
               exit(0);
            }
            for (i=0; i<numinstr; i++)</pre>
25
               if (n == codes[i])
               {
                   cerr << "*** ERROR: decoder " << name << "
               decodes code " << n << " twice\n";
30
                   exit(0);
               }
            }
```

```
codes[numinstr] = n;
             numinstr++;
         }
 5
        cnd *decoder::deccnd(int n)
         {
            // create the transition condition that corresponds
            // to the instruction number n
            int i;
10
            cnd *cresult = 0;
            if (bitset(0, n))
                cresult = &_cnd((*ir)[0]);
            else
                cresult = &(!_cnd((*ir)[0]));
15
            for (i = 1; i < inswidth; i++)
                if (bitset(i, n))
                    cresult = &(*cresult && __cnd((*ir)[i]));
20
               else
                   cresult = &(*cresult && !_cnd((*ir)[i]));
            }
            return cresult;
        }
25
        void decoder::dec(int n, sfg &s)
        {
            // enter an instruction that executes one sfg
            decchk(n);
30
            active << *decond(n) << decode << s << active;</pre>
        }
```

```
void decoder::dec(int n, sfg &s1, sfg &s2)
        {
            // enter an instruction that executes two sfgs
            decchk(n);
 5
            active << *decond(n) << decode << s1 << s2 <<
            active;
        }
        void decoder::dec(int n, sfg &s1, sfg &s2, sfg &s3)
10
        {
            // enter an instruction that executes three sfgs
            decchk(n);
            active << *decond(n) << decode << s1 << s2 << s3 <<
            active;
15
        }
        ctlfsm & decoder::fsm()
            return _fsm;
        }
20
```

The main principles of generation are the following. Each instruction for the ASIP decoder is defined as a number, in addition to one to three signal flowgraphs that need to be executed when this instruction is decoded. The "decoder" object keeps track of the instruction numbers already used and warns you if you introduce a duplicate. When the instruction number is unique, it is split up into a number of instruction bits, and a fsm transition condition is constructed from these bits.

30

The ASIP datapath at work

The use of this object is quite simple. In a timed description were you want to use the decoder instead of a plain "fsm", you inherit from this decoder object rather then from the "base" class. Next, instead of the fsm description, you give the instruction list and the required signal flowgraphs to execute.

As an example, an add/subtract ASIP datapath is defined. We select addition with instruction number 0, and subtraction 10 with instruction number 1. The following code (that also uses the supermacros) shows the specification. The inheritance to "decoder" also establishes the connection to the instruction queue.

```
15
                   -- include file
                   #ifndef ASIP DP H
                   #define ASIP DP H
                   class asip_dp : public decoder
20
                    public:
                         asip dp
                                    (char *name,
                              clk &ck,
                              FB &ins,
25
                              PRT(in1),
                              PRT(in2),
                              _PRT(o1));
                    private:
                         PRT(in1);
30
                         PRT(in2);
                         PRT (o1 );
                   };
```

```
-- code file
                   #include ``asip_dp.h''
                   dfix typ(0,8,0);
 5
                   asip_dp::asip_dp
                                        (char *name,
                         clk &ck,
                         FB &ins,
                         _PRT(in1),
10
                         _PRT(in2),
                         _PRT(o1)) :
                                         decoder(name, ck, ins),
                                    IS_SIG(in1, typ),
                                   IS_SIG(in2, typ),
                                    IS_SIG(o1, typ)
15
                    IS_IP(in1);
                    IS_IP(in2);
                    IS_OP(o1);
20
                    SFG(add);
                    GET(in1);
                    GET(in2);
                    o1 = in1 + in2;
                    PUT (o1);
25
                    SFG(sub);
                    GET(in1);
                   GET (in2);
                   o1 = in1 - in2;
30
                   PUT (o1);
                   dec(2); // decode two instructions
```

dec(0, SFGID(add));
dec(1, SFGID(sub));
}

To conclude, one can note that meta-code generation allows reuse of design "idioms" (classes) rather then design "instances" (objects). Intellectual-property code generators are a direct consequence of this.

10

Description of a design of systems according to the method of the invention

In the design of a telecommunication system

15 (fig. 1A), we distinguish four phases: link design, algorithm design, architecture design and circuit design. These phases are used to define and model the three key components of a communication system: a transmitter, a channel model, and a receiver.

20

25

30

• The link design (1) is the requirement capture phase. Based on telecommunication properties transmission bandwidth, power, and data throughput (the link requirements), the system design space is explored using small subsystem simulations. The design space includes all algorithms which can be used by transmitter/receiver pair to meet the link requirements. Out of receiver and transmitter algorithms with an identical functionality, those with minimal complexity are preferred. Besides this exploration, any expected transmission impairment must also be modeled into a software channel model.

- The algorithm design (2) phase selects and interconnects the algorithms identified in the link design phase. The output is a software algorithmic description in C++ of digital transmitter and receiver parts in terms of floating point operations. To express parallelism in the transmitter and receiver algorithms, a data-flow data model is used. Also, the transmission imperfections introduced by analog parts such as the RF front-ends are annotated to the channel model.
- The architecture design (3) refines the data model of the transmitter or receiver. The target architectural style is optimized for high speed execution, uses distributed control semantics and pipeline mechanisms. The resulting description is a fixed point, cycle true C++ description of the algorithms in terms of execution on bit-parallel operators. The architecture design is finished with a translation of this description to synthesizable VHDL.

5

10

15

• Finally, circuit design (4) refines the bit-parallel implementation to circuit level, including technology binding, the introduction of test hardware, and design rule checks.

25

Target Architecture

The target architecture (5), shown in figure 2, consists of a network of interconnected application specific processors. Each processor is made up of bit-parallel datapaths. When hardware sharing is applied, also a local control component is needed to perform instruction

. .

sequencing. The processors are obtained by behavioral synthesis tools or RT level synthesis tools. In either case, circuits with a low amount of hardware sharing are targeted. The network is steered by one or multiple clocks.

- Each clock signal defines a clock region. Inside a clock region the phase relations between all register clocks are manifest. Clock division circuits are used to derive the appropriate clock for each processor.
- 10 In between each processor, a hardware queue is present to transport data signals. They increase parallelism inside a clock region and maintain consistency between different streams of data arriving at one processor.
- 15 Across clock region boundaries, synchronization interfaces are used. These interfaces detect the presence of data at the clock region boundary and gate clock signals for the clock region that they feed. This way, non-manifest and variable data rates in between clock regions are supported.

20

The ensemble of clock dividers and handshake circuits forms a parallel scheduler in hardware, synchronizing the processes running on the bit-parallel processor.

25 Overview of the C++ modeling levels

An overview of the distinct C++ modeling levels used by OCAPI is given in figure 3. The C++ modeling spans three subsequent levels in the design flow: the link level, the algorithm level and the architecture level. The transition to the last level, the circuit level, is made by automated means trough code generation. Usually, VHDL is used as the

design language in this lowest level.

The link level is available through data-vector modeling. Using a design mechanism called parallelism scaling, this level is refined to the algorithm level. The algorithm level uses data-flow semantics. Using two distinct refining mechanisms in the data-flow level, we can refine this level to a register transfer level.

10 The two refining mechanisms are clock cycle true modeling and fixed point modeling. Clock cycle true modeling is achieved by allocating cycle budgets and operators for each algorithm. To help the designer in this decision, operation profiling is foreseen. Fixed point modeling restricts the dynamic range of variables in the algorithms to a range for which a hardware operator can be devised. Signal statistics are returned by the design to help the designer with this.

The last level, the architecture model, uses a signal flowgraph to provide a behavioral description. Using this description synthesizable code is generated. The resulting code then can be mapped onto gates using a register-transfer design tool such as DC of Synopsys.

25 Data-vector modeling

The upper level of representation of a communication system is the link level. It has the following properties:

30 • It uses pure mathematical manipulation of functions. Time is explicitly manipulated and results in irregular-flow descriptions. • It uses abstraction of all telecommunication aspects that are not relevant to the problem at hand.

In this representation level, MATLAB is used for simulation. MATLAB uses the data-vector as the basic data object. To represent time functions in MATLAB, they are sampled at an appropriate rate. Time is present as one of the many vector dimensions. For example, the MATLAB vector addition

a = b + c;

vectors are thought of as time-sequential), or parallel addition (if b and c happen to be defined at one moment in time). MATLAB simply make no distinction between these two cases.

15

Besides this time-space feature, MATLAB has a lot of other properties that makes it the tool-of-choice within this design level:

- The ease with which irregular flow of data is expressed
 with vector operations. For example, the operation max(vector), or std(vector).
 - The flexibility of operations. A maximum operation on a vector of 10 elements or 1000 elements looks identically: max(vector).
- The interactivity of the tool, and the transparency of data object management.
 - The extended library of operations, that allow very dense description of functionality.
 - · Graphics and simulation speed.

30

This data-vector restriction is to be refined to a data-

flow graph representation of the system. Definition of the data-flow graph requires definition of all actors in the graph (actor contents as well as actor firing rules) and definition of the graph layout.

5

10

In order to design systems effectively with the SOC++ design flow, a smooth transition between the data-vector level and the data-flow level is needed. A script to perform this task is constructed as can be seen in the following example.

Example 1: design of a telecommunication system
Initial data-vector description

We consider a pseudonoise (PN) code correlator inside a direct sequence spread-spectrum (DS/SS) modem as an example (figure 4).

% input data

20 in = [1 2 1 3 3 4 1 2];

% spreading code
c = [1 -1 1 -1] ;

25 % correlate

ot = corr (in, c)

% find correlation peak
[max, maxpos] = max (ot) ;

30

A vector of input data in is defined containing 8 elements. These are subsequent samples taken from the chip

demodulator in the spread spectrum modem. The dimension of in thus corresponds to the time dimension. The input vector in is in principle infinite in length. For simulation purposes, it is restricted to a data set which has the same average properties (distribution) as the expected received data.

The samples of in are correlated with the PN-code vector of length 4, c. The output vector of thus contains 5 samples,

10 corresponding to the five positions of in at which c can be aligned to. The max function locates the maximum value and position inside the correlated data. The position maxpos is subsequently used to synchronize the PN-code vector with the incoming data and thus is the desired output value of the algorithm.

This code is an elegant and compact specification, yet it offers some open questions for the PN-correlator designer:

- The algorithm has an implicit startup-effect. The first
 correlation value can only be evaluated after 4 input samples are available. From then on, each input sample yields an additional correlation value.
 - The algorithm misses the common algorithmic iteration found in digital signal processing applications: each statement is executed only once.
 - For the implementation, no statement is made regarding the available cycle budget. This is however an important specification for the attainable acquisition speed of the modem.
- 30 All of these questions are caused by the parallelism of the data-vector description.

We now propose a way to make the parallelism of the operations more visible. Each of the MATLAB operations is easily interpreted. Inside the MATLAB simulation, the length of the operands will first be determined in order to select the correct operation behavior. For example,

[max, maxpos] = max(ot)

determines the maximum on a vector of length 5 (which is

10 the length of the operand ot). It needs at least 4 scalar
comparisons to evaluate the result. If ot would for example
have a longer length, more scalar comparisons would be
needed. To indicate this in the description, we explicitly
annotate each specific instance of the generic operations

15 with the length of the input vectors.

```
% input data
            [1 2 1 3 3 4 1 2];
    in =
        8
20
    % spreading code
            [1 -1 1 -1];
       4
25 % correlate
    ot
               corr
                         (in, c)
         5
                    8,4
    % find correlation peak
    [max, maxpos] =
30
                             (ot);
                       max
                    1
                          5
```

This little annotation helps us to see the complexity of the operations more clearly. We will use this when considering implementation of the description in hardware. It is of course not the intention to force a user to do this (MATLAB does this already for him/her).

When thinking about the implementation of this correlator, one can imagine different realizations each having a different amount of parallelism, that is, the mapping of all the operations inside corr() and max() onto a time/space axis. This is the topic of the next section.

Scaled description

15 Consider again the definition of the PN code, as in:

```
% spreading code
```

$$c = [1 -1 1 -1];$$

4

20

25

This MATLAB description defines the variable c to be a data-vector containing 4 different values. This vector assignment corresponds to 4 concurrent scalar assignments. We therefore say that the maximal attainable parallelism in this statement is 4.

In order to achieve this parallelism in the implementation, there must be hardware available to perform 4 concurrent scalar assignments. Since a scalar assignment in hardware corresponds to driving a data bus to a certain state, we need 4 busses in the maximal parallel implementation. If only one bus would be desired, then we would have to

indicate this. For each of the statements inside the MATLAB description, a similar story can be constructed. indication of the amount of parallelism is an essential step in the transition from data-vectors to data-flow. We 5 call this the scaling of parallelism. It involves a restriction of the unspecified communication bandwidth in the MATLAB description to a fixed number of communication busses. Ιt is indicated follows as in the MATLAB description.

10

```
% input data
in = [1 2 1 3 3 4 1 2];

15     8@1

% spreading code
c = [1 -1 1 -1];
     4@4

20

% correlate
ot = corr (in, c)
     5@1     8,4

25 % find correlation peak
```

[max, maxpos] =

30 As is seen, each assignment is extended with a @i annotation, that indicates how the parallelism in the data vectors is ordened onto a time axis. For example, the 8

(ot);

max

5

1@1

input values inside in are provided sequentially by writing 8@1. The 4 values of c on the other hand, are provided concurrently. We see that, whatever implementation of the corr operation we might use, at least 8 iterations will be required, simply to provide the data to the operation.

At this moment, the description is getting closer to the data-flow level, that uses explicit iteration. One more step is required to get to the data flow graph level. This is the topic of the next section.

Data flow graph definition

In order to obtain a graph, the actors and edges inside

15 this graph must be defined. Inside the annotated MATLAB

description, data precedences are already present through

the presence of the names of the vectors. The only thing

that is missing is the definition of actor boundaries;

edges will then be defined automatically by the data

20 precedences going across the actor boundaries.

This can be done by a new annotation to the MATLAB description. Three actors will be defined in the DS/SS correlator.

```
25
   actor1 {
   % input data
   in = [1 2 1 3 3 4 1 2];
   8@1
30 }
```

```
% spreading code
           [1 -1 1 -1];
       4@4
    % correlate
                         (in, c)
                corr
         5@1
                   8,4
    }
    actor3 {
10 % find correlation peak
    [max, maxpos] =
                              (ot);
                    1@1
                          5
    }
```

- 15 Again the annotation should be seen as purely conceptual; it is not intended for the user to write this code. Given these annotations, a data flow graph can be extracted from the scaled MATLAB description in an unambiguous way.
- actor1 is an actor with no input, and one output, called in.
 - actor2 is an actor with 1 input in and one output ot.
 - actor3 is an actor with 1 input ot and outputs maxpos and max.
- 25 Furthermore, the simulation uses queues to transport signals in between the actors. We need three queues, called in, ot and maxpos.
- The missing piece of information for simulation of this

 30 dataflow graph are the firing rules (or equivalently the
 definition of productions and consumptions on each edge). A
 naive data flow model is shown in figure 4: actor1 (10)

produces 8 values, which are correlated by actor2 (11), while the maximum is selected inside actor3 (12).

This would however mask the parallelism scaling operation inside the MATLAB description. For example, it was chosen to provide the 8 values of the in vector in a sequential way over a parallel bus. It is believed that the multi-rate SDF model therefore is not a good container for the annotated MATLAB description.

10

Another approach is a cyclostatic description. In this case we have a graph as in figure 5.

We see that the determination of production patterns involves examining the latencies of operations internal to the actor. This increases the complexity of the design script. It is simpler to perform a demand driven scheduling of all actors. The firing rule only has to examine the availability of input tokens.

- 20 The desired dataflow format as in figure 6 is thus situated in between the multirate SDF level and the cyclostatic SDF level. It is proposed to annotate consumptions and productions in the same way as it was written down in the matlab description:
- 25 8@1 is the production of actor1. It means: 8 samples are produced one at a time.
 - 8@1 and 5@1 is the consumption and production of actor2 respectively.
- 5@1 and 1@1, 1@1 are the consumption and productions for actor3.

15

Given an annotated matlab description, a simulation can now be constructed by writing a high-level model for each actor, interconnecting these with queues and constructing a system schedule. OCAPI provides both a static scheduler and a demand-driven scheduler.

Out of this simulation, several statistics are gathered:

- On each queue, put and get counts are observed, as well as signal statistics (minimum and maximum values). The signal statistics provide an idea of the required buswidths of communication busses.
- The scheduler counts the firings per actor, and operation executions (+, -, *, ...) per actor. This profiling helps the designer in deciding cycle budgets and hardware operator allocation for each actor.

These statistics are gathered through a C++ operator overloading mechanism, so the designer gets them for free if he uses the appropriate C++ objects (schedule, queue and token class types) for simulation.

We are next interested in the detailed clock-cycle true behavior of the actors and the required storage and handshake protocol circuits on the communication busses.

25 This is the topic of the next step, the actor definition.

Actor definition

The actor definition is based on two elements:

- **30** Signal-flowgraph representation of behavior.
 - Time-verification of the system.

25

The two problems can be solved independently using the annotated MATLAB code as specification. In OCAPI:

- The actor RT modeling proceeds in C++ and can be freely
 intermixed with high level descriptions regarding both operator wordlength effects and clock-cycle true timing.
 - The time-verification approach allows the system feasibility to be checked at all times by warning the designer for deadlock and/or causality violations of the communication.

Signal flowgraph definition

Within the OCAPI design flow, a class library was developed to simulate behavior at RT-level. It allows

- To express the behavior of an algorithm with arbitrary implementation parallelism by setting up an signal flow graph (SFG) data structure.
- To simulate the behavior of an actor at a clock-cycle
 true level by interpreting this SFG data structure with instantiated token values.
 - To specify wordlength characteristics of operations regarding sign, overflow and rounding behavior. Through explicit modeling of the quantization characteristic rather than the bit-vector representation (as in SPW), efficient simulation runtimes are obtained.
 - To generate C++ code for this actor, and hence perform the clock cycle true simulation with compiled code.
- To generate VHDL code for this actor, and synthesize an
 implementation with Synopsys DC.
 - To generate DSFG code for this actor, and synthesize an

40. J

implementation with Cathedral-3. It was observed that Cathedral-3 performs a better job with relation to both critical path and area of the obtained circuits than Synopsys DC. The best synthesis results are obtained by first using Cathedral-3 to generate a circuit at gate level and then Synopsys-DC to perform additional logic optimization as a postprocessing.

An important observation was made regarding simulation 10 speed. For equivalent descriptions at different granularities, the following relative runtimes were found:

- 1 for the MATLAB simulation.
- 2 for the untimed, high level C++ data flow description.
- 4 for the timed, fixed point C++ description (compiled code).
 - 40 for the procedural, word-level VHDL description.

It is thus concluded that RT-modeling of systems within OCAPI is possible within half an order of magnitude of the highest level of description. VHDL modeling however, is much slower. Currently the figure of 40 times MATLAB is even considered an under-estimate. Future clock-cycle based VHDL simulators can only solve half of this problem, since they still use bit-vector based simulation of tokens rather then quantization based simulation.

Next, the modeling issues in C++ are shown in more detail.

The C++ signal-flowgraph representation uses a signal datatype, that can be either a registered or else an immediate value. With this data-type, expressions are formed using

the conventional scalar operations. (+, -, *, shifts and logical operations). Expressions are grouped together in a signal flowgraph. A signal flowgraph interfaces with the system through the data-flow simulation queues. Several 5 signal-flowgraphs can be grouped together to SFGsequence. A SFG sequence is an expression of behavior that spans several cycles. The specification is done through a finite state machine model, for which transition conditions can be expressed. The concept of SFG modeling is pictured in figure 7.

The combination of different SFG's in combination with a finite state machine make up the clock-cycle true actor model. Within the actor, SFG communication proceeds through 15 registered signals. Communication over the boundaries of an actor proceeds through simulation queues.

When the actor is specified in this way, and all signal wordlengths are annotated to the description, an automated 20 path to synthesis is available. Several different SFG's can assigned to one datapath. Synthesizable generated in such a way that hardware sharing between different sfg's is possible. A finite state machine (FSM) description is first translated to SFG format to generate synthesizable code in the same way. There is an implicit hierarchy available with this method: by assigning different FSM-SFG's to one datapath, an overall processor architecture is obtained that again has a mode port and therefore looks like a (multicycle) datapath. For macro 30 control problems (such as acquisition/tracking algorithm switching in modems), this is a necessity.

Although the distance between the annotated MATLAB level and this RT-level SFG seems large, it is reasonable on the actor level. Consider for example

```
5 actor3 {
    % find correlation peak
    [max, maxpos] =
                             (ot);
                      max
                  1@1
                         5
    }
10
    We are asked here to write time the max() operation with an
    SFG. actor2 has scaled the parallelism of ot to 5@1.
    A solution is presented in actual C++ code.
    {
15
    FB qin(''qin'') ;
                                  //input queue
    FB qlout(''qout'');
                                  //output queue
    FB q2out(''qout'');
                                  //output queue
    FB start(''start'') ;
                                  //the start pin of the
20
                                    processor
    clock ck;
    sig currmax(ck,dfix(0));
                                  //registry holding current
25
                                    maximum
                                  //registry holding position
    sig maxpos(ck,dfix(0));
                                    of max
   _sig currpos(ck,dfix(0));
                                 // current position
   _sig inputvalue;
                                 //holds input values
30
   sig maxout ;
   _sig maxposout ;
    _sig one(dfix(1));
                                 //a constant
```

```
SFG sfq0, sfg1,sfg2;
                               //we use 3 sfg's
                                 //code after this is for sfg0
    sfg0.starts();
5 currmax = inputvalue ;
   maxpos = one ;
    currpos = one ;
                                 //next, give sfg0 a mode and
                                   an input queue
10 sfg0 <<''m0''<<ip(inputvalue,qin);</pre>
    sfg1.starts();
                                 //code after this is for sfgl
                                 //this is a conditional
                                   assignment
15 currmax=(inputvalue>currmax).cassign(inputvalue,currmax);
   maxpos = (inputvalue > currmax).cassign(currpos, maxpos) ;
    currpos = currpos + 1;
    sfg1 <<''m1''<<ip(inputvalue,qin) ;</pre>
                                 //the last SFG
20 sfg2.starts();
   maxposout=(inputvalue>currmax).cassign( sig(dfix(4)),maxpos);
   maxout=(inputvalue>currmax).cassign(inputvalue, currmax);
    sfg2 <<''m2''<< op(maxout,qout) << op(maxposout,q2out) ;
25 state s0(\'s0''), s1(\'s1''), s2(\'s2''), s3(\'s3'');
   s0 >> !cnd(start)
                       >>
                                      s0 ;
   s0 >> cnd(start)
                       >> sfg0
                                      s1 ;
   s1 >> allways
                       >> sfg1 >>
                                      s2 ;
                       >> sfg1 >>
   s2 >> allways
                                      s3 ;
30 s3 >> allways
                       >> sfg2 >>
                                      s0 ;
   }
```

As an aid to interpret the C++ code, the equivalent behavior is shown in figure 8. The behavior is modeled as a 4-cycle description. Three SFG's (13,14,15) are needed, in addition to a 4-state controller (16). The controller is modeled as a Mealy machine.

The C++ description also illustrates some of the main contributions of OCAPI: register-transfer level aspects (signals, clocks, registers), as well as dataflow aspects simulation queues) are freely intermixed and used as appropriate. By making use of C++ operator overloading and classes, these different design concepts are represented in a compact syntax format. Compactness is a major design issue.

Having this specification, we have all information to proceed with the detailed architectural design of the actor. This is however only part of the system design solution: we are also interested in how to incorporate the cycle-true result in the overall system.

20

Time verification

The introduction of time (clock cycles) in the simulation uses an expectation-based approach. It allows to use either a high level or else an SFG-type description of the actor, and simulate the complete system clock-cycle true. The simulation helps the designer in finding whether his 'high-level' description matches the SFG description, and secondly, whether the system is realizable.

30

A summary of the expectation based simulation is given in figure 10 and is used to illustrate the ideas mentioned

below.

This is a different approach then when analysis is used (e.g. the evaluation of a compile-time schedule and token lifetimes) to force restrictions onto the actor implementation. This traditional approach gives designer no clue on whether he is actually writing down a reasonable description.

Each token in the simulation is annotated with a time when 10 it is created: the token age. Initial tokens are born at age 0, and grow older as they proceed through the dataflow graph. The unit of time is the clock cycle.

Additionally, each queue in the simulation holds a queue age (say, 'the present') that is used to check the causality of the simulation: a token entering a queue should not be younger than this boundary. A queue is only able to delay tokens (registers), and therefore can only work with tokens that are older than the queue age.

20 If such a consistency violation is detected, a warning message is issued and the token age is adapted to that of the queue. Otherwise, the time boundary of the queue is updated with the token age after the token is installed on the queue.

25

The queue age is steered by the actor that drives it. For each actor the designer formulates an iteration time. The iteration time corresponds the cycle budget that the designer expects to need for the detailed actor description. Upon each actor firing, the queues driven by the actor are aged with the iteration time.

two.

At the same time, the actor operations also increase the age of the tokens they process. For normal operations, the resulting token age is equal to the maximum of the operand token ages. For registered signals (only present in SFG-level actor descriptions), the token age is increased by one. Besides aging by operation, aging inside of the queues is also possible by attaching a travel delay to each queue.

Like the high-level actor description, a queue is also

10 annotated with a number of expectations. These annotations
reflect what the implementation of the queue as a set of
communication busses should look like.

A communication bus contains one or more registers to

15 provide intermediate storage, and optionally also a
handshake-protocol circuit. A queue then maps to one or
more (for parallel communication) of these communication
busses.

- 20 The expectations for a simulation queue are :
 - The token concurrency, that expresses how many tokens of the same age can be present on one queue. To communicate a MATLAB vector annotated with 8@2 for example requires two communication busses. This is reflected in the high level queue model by setting the token concurrency to
 - In case the token concurrency is 1, it can be required that subsequent tokens are separated by a determined number of clock cycles. In combination with the travel delay, this determines how many registers are needed as
- delay, this determines how many registers are needed on a communication bus. This expectation is called the token latency.

Example implementations for different expectations are shown in figure 9.

- 5 When the token concurrency is different from one, the token latency cannot be bigger than one. If it would, then the actor that provides the tokens can be designed more effectively using hardware sharing, and thus reducing the token concurrency.
- 10 A summary of the expectation based simulation is put as follows. First, there are several implicit adaptations to token ages and queue ages.
 - An actor description increases the queue age upon each actor iteration with the iteration time.
- A queue increases the age of communicated tokens with the travel delay.
 - An SFG description increases token ages through the operations. The token age after a register is increased by one, all other operations generate a token with age equal to the maximum of the operand ages.

The set of operations that modify the token age are referred to as token aging rules.

- 25 Next, a number of checks are active to verify the consistency of the simulation.
 - A token age cannot be younger (smaller) then a queue age.
 - The token concurrency on a queue cannot be exceeded.
- 30 The token latency on a queue cannot be exceeded.

A successful clock-cycle true simulation should never fail any of these checks. In the case of such success, the expectations on the queue can be investigated more closely to devise a communication bus for it. In this description we did not mention the use of handshake protocol circuits. A handshake protocol circuit can be used to synchronize tokens of different age at the input of an actor.

Implementation

10

20

The current library of OCAPI allows to describe a system in C++ by building on a set of basic classes.

- A simulation queue class that transports a token class
 and allows to perform expectation-checks.
 - An SFG/FSM class that allows clock cycle true specification, simulation and code generation.
 - A token class that allows to simulate both floating point-type representation and fixed point type representation.

One can simulate the MATLAB data-vector data-type with C++ simulation queues. For the common MATLAB operations, one can develop a library of SFG descriptions that reflect different flavors of parallelism. For instance, a C++ version of the description

```
% input data
in = [1 2 1 3 3 4 1 2];
% spreading code
30 c = [1 -1 1 -1];
% correlate
ot = corr (in, c)
```

```
% find correlation peak
    [max, maxpos] = max (ot) ; .
   looks, after scaling of the parallelism and defining the
   actor boundaries, like
 5 FB in, ot, maxp;
                           //iteration time, travel delay
    in.delay(1,0);
   ot.delay(1,0);
   maxp.delay(4,0);
10
   in.expect(1,1);
                            //travel time, concurrency,
                              latency
   ot.expect(1,1);
   maxp.expect(1,4);
15
   in = vector(1, 2, 1, 3, 3, 4, 1, 2);
   ot = corr(8, 4, in, vector(1, -1, 1, -1))
   maxp = maxpos(4, ot);
```

- 20 This C++ description contains all information necessary to simulate the system in mind at clock cycle true level and to generate the synthesizable code for the system and the individual actors.
- 25 Thus, the data-flow level has become transparent it is not explicitly seen by the designer but rather it is implied through the expectations (pragma's) and the library.
- 30 Example 2: design of a 4-tap correlator processor

An example of processor design is given next to experience

hardware design when using OCAPI.

The task is to design a 4-tap correlator processor that evaluates a correlation value each two cycles. One coefficient of the correlation pattern needs to be programmable and needs to be read in after a control signal is asserted. The listing in figure 11 gives the complete FSMD model of this processor.

The top of the listing shows how types are declared in OCAPI. For example, the type **T_sample** is 8 bits wide and has 6 bits beyond the binary point.

For such a type declaration, a signed, wrap-around and truncating representation is assumed by default. This can be easily changed, as for instance in

```
15 // floating point
   dfix T_sample ;

   //unsigned
   dfix T_sample(8, 6, ns) ;
20

   //unsigned, rounding
   dfix T_sample(8, 6, ns, rd) ;
```

Below the type declarations we see coefficient declarations. These are specified as plain double types, since they will be automatically quantized when read in into the coefficient registers. It is possible to intermix existing C/C++ constructs and types with new ones.

Following the coefficients, the FSMD definition of the 30 correlator processor is shown. This definition requires: the specification of the instruction set that is processed by this processor, and a specification of the control behavior of the processor. For each of these, OCAPI uses dedicated objects.

First, the instruction set is defined. Each instruction performs data processing on signals, which must be defined first. The definitions include plain signals (sample_in and corr_out), registers (accu), and register arrays (coef[] and sample[]).

Next, each of the instructions are defined. A definition is started by creating a SFG object. All signal expressions that come after such an SFG definition are considered to make up part of it. A SFG definition is closed simply by defining a new SFG object.

The first instruction, initialize_coefs, initializes the coefficient registers coef[]. The for loop allows to express the initialization in a compact way. Thus, the initialize_coefs instruction is also equivalent to

```
coef[0] = W(T_coef, hardwired_coef[0]);
coef[1] = W(T_coef, hardwired_coef[1]);
20 coef[2] = W(T_coef, hardwired_coef[2]);
coef[3] = W(T_coef, hardwired_coef[3]);
```

The second instruction programs the value of the first coefficient. The new value, coef_in, is read from an input port of the FSMD with the same name. Beyond this port, we are 'outside' of the timed FSMD description and use dataflow semantics, and communicate via queues.

The third and fourth instruction, correl_1 and correl_2
describe the two phases of the correlation. It is very easy

30 to express complex expressions just by using C++ operators.
Also, a cast operation is included that limits the precision of the intermediate expression result. Although

this is for minor importance for simulation, it has strong influence on the hardware synthesis result.

The instruction read sample shifts the data delay line. In addition to a for loop, an if expression is used to express the boundary value for the delay line. Use of simple C++ constructs such as these allow to express signal flow graph structure in a compact an elegant way. It is especially useful in parametric design.

The last instruction, read_control, reads in the control value that will decide whether the first correlation coefficient needs to be refreshed.

Below all SFG definitions, the control behavior of the correlator processor is described. An FSM with tree states is defined, using one initial state rst, and two normal states phase 1 and phase 2. Next, four transitions are defined between those three states. Each transition specifies a start state, the transition condition, a set of instructions to execute, and a target state. For a designer used to finite state machine specification, this is a very 20 compact and efficient notation.

The transition condition always is always true, while a transition condition like cnd(load) will be true whenever the register load contains a one.

The resulting fsm description is returned to OCAPI by the 25 last return statement. The simulator and code generator can now process the object hierarchy in order to perform semantical checks, simulation, and code generation.

The translation to synthesizable VHDL and Cathedral-3 code is automatic and needs no extra designer effort. 30 resulting circuit for datapath and controller is shown in figure 12. The hierarchy of the generated code that is provided by OCAPI is also indicated. Each controller and datapath are interlinked using a link cell. The link cell itself can be embedded into an automatically generated testbench or also in the system link cell that interconnects all components.

5

30

Example 3: design of Complex High Speed ASICs

The design of a 75 Kgate DECT transceiver is used as 10 another example (figure 13).

The design consists of a digital radiolink transceiver ASIC, residing in a DECT base station (20) (figure 13). The chip processes DECT burst signals, received through a radio frequency front-end RF (21). The signals are equalized (22) to remove the multipath distortions introduced in the radio link. Next, they are passed to a wire-link driver DR (23), that establishes communication with the base station controller BSC (24). The system is also controlled locally by means of a control component CTL (25).

The specifications that come with the design of the digital transceiver ASIC in this system are as follows:

- The equalization involves complex signal processing, and is described and verified inside a high level design environment such as MATLAB.
 - The interfacing towards the control component CTL and the wire-link driver DR on the other hand is described as a detailed clock-cycle true protocol.
 - The allowed processing latency is, due to the real time operation requirements, very low: a delay of only 29 DECT

symbols (25.2 μ seconds) is allowed. The complexity of the equalization algorithm, on the other hand, requires up to 152 data multiplies per DECT symbol to be performed. This implies the use of parallel data processing, and introduces a severe control problem.

- The scheduled design time to arrive from the heterogeneous set of specifications to the verified gate level netlist, is 18 person-weeks.
- The most important degree of freedom in this design process 10 is the target architecture, which must be chosen such that the requirements are met. Due to the critical design time, a maximum of control over the design process is required. To achieve this, a programming approach to implementation is used, in which the system is modelled in C++. The object 15 oriented features of this language allows to mix high-level descriptions of undesigned components with detailed clockcycle true, bit-true descriptions. In addition, appropriate object modelling allows the detailed descriptions to be translated to synthesizable HDL automatically. Finally, 20 verification testbenches can be generated automatically in correspondence with the C++ simulation.
- The result of this design effort is a 75 Kgate chip with a VLIW architecture, including 22 datapaths, each decoding between 2 and 57 instructions, and including 7 RAM cells. The chip has a 194 die area in 0.7 CMOS technology.
- The C++ programming environment allows to obtain results

 30 faster then existing approaches. Related to register transfer design environments such as , it will be shown that C++ allows to obtain more compact, and consequently

less error prone descriptions of hardware. High level synthesis environments could solve this problem but have to fix the target architecture on beforehand. As will be described in the case of the DECT transceiver design, sudden changes in target architecture can occur due to hard initial requirements, that can be verified only at system implementation.

First, the system machine model is introduced This model includes two types of description: high-level untimed ones 10 and detailed timed blocks. Using such a model, a simulation mechanism is constructed. It will be shown that proposed approach outperforms current synthesis environments in code size and simulation speed. Following this, HDL code generation issues and hardware synthesis 15 strategies are described.

System Machine Model

- 20 Due to the high data processing parallelism, the DECT transceiver is best described with a set of concurrent processes. Each process translates to one component in the final system implementation.
- 25 At the system level, processes execute using data flow simulation semantics. That is, a process is described as an iterative behavior, where inputs are read in at the start of an iteration, and outputs are produced at the end. Process execution can start as soon as the required input values are available.

Inside of each process, two types of description are

possible. The first one is a high level description, and can be expressed using procedural C++ constructs. A firing rule is also added to allow dataflow simulation .

- The second flavour of processes is described at register transfer level. These processes operate synchronously to the system clock. One iteration of such a process corresponds to one clock cycle of processing.
- 10 For system simulation, two schedulers are available. A dataflow scheduler is used to simulate a system that contains only untimed blocks. This scheduler repeatedly checks process firing rules, selecting processes for execution as their inputs are available.

15

When the system also contains timed blocks, a cycle scheduler is used instead. The cycle scheduler manages to interleave execution of multi-cycle descriptions, but can incorporate untimed blocks as well.

20

Figure 14 shows the front-end processing of the DECT transceiver, and the difference between data-flow and cycle scheduling. At the top, the front-end processing is seen. The received signals are sampled by and A/D, and correlated with a unique header pattern in the header correlator HCOR. The resulting correlations are detected inside a header detector block HDET. Α simulation with hiqh descriptions uses the dataflow scheduler. An example dataflow schedule is seen in the middle of the figure. The 30 A/D high level description produces 3 tokens, which are put onto the interconnect communication queue. Next, the

correlator high level description can be fired three times,

followed by the detector processing.

When a cycle true description of the A/D and header correlator on the other hand is available, this system can be simulated with the cycle scheduler as shown on the bottom of the figure. This time, behavior of the A/D block and correlator block are interleaved. As shown for the HCOR block, executions can take multiple cycles to perform. The remaining high level block, the detector, contains a firing rule and is executed as required. Related to the global clock grid, it appears as a combinatorial function.

Detailed process descriptions reflect the hardware behavior of a component at the same level of the implementation. To gain simulation performance and coding effort, several abstractions are made.

Finite Wordlength effects are simulated with a C++ fixed point library. It has been shown that the simulation of these effects is easy in C++. Also, the simulation of the quantization rather than the bitvector representation allows significant simulation speedups.

The behavior is modelled with a mixed control/data processing description, under the form of a finite state machine coupled to a datapath. This model is common in the synthesis community. In high throughput telecommunications circuits such as the ones in the DECT transceiver ASIC, it most often occurs that the desired component architecture is known before the hardware description is made. The FSMD model works well for these type of components.

The two aspects, wordlength modelling and cycle true

modelling, are available in the programming environment as separate class hierarchies. Therefore, fixed point modelling can be applied equally well to high level descriptions.

5

20

As an illustration of cycle true modelling, a part of the central VLIW controller description for the DECT transceiver ASIC is shown in figure 15. The top shows a Mealy type finite state machine (30). As actions, the signal flowgraph descriptions (31) below it are executed. The two states execute and hold correspond to operational and idle states of the DECT system respectively. conditions are stored in registers inside the signal flowgraphs. In this case, the condition holdrequest is 15 related to an external pin.

In execute state, instructions are distributed to the datapaths. Instructions are retrieved out of a lookup table, addressed by a program counter. When holdrequest is asserted, the current instruction is delayed for execution, and the program counter PC is stored in an internal register. During a hold, a nop instruction is distributed to the datapaths to freeze the datapath state. As soon as holdrequest is removed, the stored program counter holdpc addresses the lookup table, and the interrupted instruction is issued to the datapaths for execution.

Signals and Signal Flow Graphs

30 Signals are the information carriers used in construction of a timed description. Signals are simulated using C++ sig objects. These are either plain signals or else registered

signals. In the latter case the signals have a current value and next value, which is accessed at signal reference and assignment respectively. Registered signals are related to a clock object clk that controls signal update. Both types of signals can be either floating point values or else simulated fixed point values.

Using operations, signals are assembled to expressions. By using the overloading mechanism as shown in figure 16, the parser of the C++ compiler is reused to construct the signal flowgraph data structure.

An example of this is shown in figure 17. The top of the figure shows a C++ fragment (40). Executing this yields the data structure (41) shown below it. It is seen that

- the signal flowgraph consists both of user defined nodes and operation nodes. Operation nodes keep track of their operands through pointers. The user defined signals are atomic and have null operand pointers.
- The assignment operations use reversed pointers allowing to find the start of the expression tree that defines a signal.

A set of sig expressions can be assembled in a signal flow graph (SFG). In addition, the desired inputs and outputs of the signal flowgraph have to be indicated. This allows to do semantical checks such as dangling input and dead code detection, which warn the user of code inconsistency.

30 An SFG has well defined simulation semantics and represents one clock cycle of behavior. Finite State Machines

After all instructions are described as SFG objects, the control behavior of the component has to be described. We use a Mealy-type FSM model to do this.

Again, the use of C++ objects allow to obtain very compact and efficient descriptions. Figure 18 shows a graphical and C++-textual description of the same FSM. The correspondence is obvious. To describe an equivalent FSM in an event driven HDL, one usually has to follow the HDL simulator semantics, and for example use multi-process modelling. By using C++ on the other hand, the semantics can be adapted depending on the type of object processed, all within the same piece of source code.

Architectural Freedom

An important property of the combined control/data model is the architectural freedom it offers. As an example, the final system architecture of the DECT transceiver is shown in figure 19. It consists of a central (VLIW) controller (50), a program counter controller (51) and 22 datapath blocks. Each of these are modelled with the combined control/data processing shown above. They exchange data signals that, depending on the particular block, are interpreted as instructions, conditions or signal values. By means of these interconnected FSMD machines, a more complex machine is constructed.

30

10

It is now motivated why this architectural freedom is necessary. For the DECT transceiver, there is a severe

latency requirement. Originally, a dataflow target architecture was chosen (figure 20), which is common for this type of telecommunications signal processing. In such an architecture, the individual components are controlled locally and data driven. For example, the header detector processor signals a DECT header start (a correlation maximum), as soon as it is sure that a global maximum is reached.

Because of the latency requirement however, extra delay in this component cannot be allowed, and it must signal the first available correlation maximum as a valid DECT header. In case a new and better maximum arrives, the header detector block must then raise an exception to subsequent blocks to indicate that processing should be restarted. 15 Such an exception has global impact. In a data driven architecture however, such global exceptions are very difficult to implement. This is far more easy in a central control architecture, where it will take the form of a jump in the instruction ROM. Because of these difficulties, the 20 target architecture was changed from data driven to central control. The FSMD machine model allowed to reuse the datapath descriptions and only required the descriptions to be reworked. This architectural change was done during the 18-week design cycle.

25

The Cycle Scheduler

Whenever a timed description is to be simulated, a cycle scheduler is used instead of a dataflow scheduler. The cycle scheduler creates the illusion of concurrency between components on a clock cycle basis.

The operation of the cycle scheduler is best illustrated with an example. In figure 21, the simulation of one cycle in a system with three components is shown. The first two, components 1 (60) and 2 (61), are timed descriptions constructed using fsm and sfg objects. Component 3 (62) on the other hand is decribed at high level using a firing rule and a behavior. In the DECT transceiver, such a loop of detailed (timed) and high level (untimed) components occurs for instance in the RAM cells that are attached to the datapaths. In that case, the RAM cells are described at high level while the datapaths are described at clock cycle true level.

The simulation of one clock cycle is done in three phases.

5 Traditional RT simulation uses only two; the first being an evaluation phase, and the second being a register update phase.

The three phases used by the cycle scheduler are a token production phase, an evaluation phase and a register update phase.

The three-phase simulation mechanism is needed to avoid apparent deadlocks that might exist at the system level. Indeed, in the example there is a circular dependency in between components 1, 2, and 3, and a dataflow scheduler can no longer select which of the three components should be executed first. In dataflow simulation, this is solved by introducing initial tokens on the data dependencies. Doing so would however require us to devise a buffer implementation for the system interconnect, and introduce

an extra code generator in the system.

The cycle scheduler avoids this by creating the required initial tokens in the token production phase. Each of the phases operates as follows.

- 5 [0] Each the start of clock cycle, the sfg descriptions to be executed in the current clock cycle are selected. In each fsm description, a transition is selected, and the sfg related to this transition are marked for execution.
- [1] Token production phase. For each marked sfg, look into

 the dependency graph, and identify the outputs that
 solely depend on registered signals and/or constant
 signals. Evaluate these outputs and put the obtained
 tokens onto the system interconnect.
- [2] (a) Evaluation phase (case a). In the second phase, schedule marked sfg and untimed blocks for execution until all marked sfg have fired. Output tokens are produced if they are directly dependent on input tokens for timed sfg descriptions, or else if they are outputs of untimed blocks.
- 20 [2] (b) Evaluation phase (case b). Outputs that are however only dependent on registered signals or constants will not be produced in the evaluation phase.
 - [3] Register update phase. For all registered signals in marked sfg, copy the next-value to the current-value.

25

The evaluation phase of the three-phase simulation is an iterative process. If a pre-set amount of iterations have passed, and there are still unfired components, then the system is declared to be deadlocked. This way, the cycle scheduler identifies combinatorial loops in the system.

Code Generation and Simulation Strategy

The clock-cycle true, bit-true description of system components serves a dual purpose. First, the descriptions have to be simulated in order to validate them. Next, the descriptions have also to be translated to an equivalent, synthesizable HDL description.

In view of these requirements, the C++ description itself

can be treated in two ways in the programming environment.

In case of a compiled code approach, the C++ description is

translated to directly executable code. In case of an

interpreted approach, the C++ description is preprocessed

by the design system and stored as a data structure in

memory.

Both approaches have different advantages and uses. For simulation, execution speed is of primary importance. Therefore, compiled code simulation is needed. On the other 20 hand, HDL code generation requires the C++ description to be available as a data structure that can be processed by a code generator. Therefore, a code generator requires an interpreted approach.

25 We solve this dual goal by using a strategy as shown in figure 22. The clock-cycle true and bit-true description of the system is compiled and executed. The description uses C++ objects such as signals and finite state machine descriptions which translate themselves to a control/data 30 flow data structure.

This data structure can next be interpreted by a simulator

for quick verification purposes. The same data structure is also processed by a code generator to yield two different descriptions.

5 A C++ description can be regenerated to yield an application-specific and optimized compiled code simulator. This simulator is used for extensive verification of the design because of the efficient simulation runtimes.

A synthesizable HDL description can also be generated to arrive at a gate-level implementation.

The simulation performance difference between these three formats (interpreted C++ objects, compiled C++, and HDL) is illustrated in table 1. Simulation results are shown for the DECT header correlator processor, and also the complete DECT transceiver ASIC.

The C++ modelling gains a factor of 5 in code size (for the interpreted-object approach) over RT-VHDL modeling. This is an important advantage given the short design cycle for the system. Compiled code C++ on the other hand provides faster simulation and smaller process size then RT-VHDL.

For reference, results of netlist-level VHDL and Verilog simulations are given.

			Source	Simulation	Process
Design	Size	Туре	Code	Speed	Size
	(Gates)		(# lines)	(cycles/s)	(Mb)
HCOR	6K	C++(interpreted obj)	230	69	3.8

		C++ (compiled)	1700	819	2.7
		VHDL (RT)	1600	251	11.9
		VHDL (Netlist)	77000	2.7	81.5
DECT	75K	C++(interpreted obj)	8000	2.9	20
		C++ (compiled)	26000	60	5.1
		Verilog (Netlist)	59000	18.3	100

Table 1.

Synthesis Strategy

5 Finally, the synthesis approach that was used for the DECT transceiver is documented. As shown in figure 1D, the clock-cycle true, bit-true C++ description can be translated from within the programming environment into equivalent HDL.

10

For each component, a controller description and a datapath description is generated, in correspondence with the C++ description. This is done because we rely on separate synthesis tools for both parts, each one optimized towards controller or else datapath synthesis tasks.

For datapath synthesis, we rely on the Cathedral-3 back-end datapath synthesis tools, that allow to obtain a bitparallel hardware implementation starting from a set of signal flowgraphs. These tools allow operator sharing at word level, and result in run times less than 15 minutes even for the most complex, 57-instruction data path of the DECT transceiver.

Controller synthesis on the other hand is done by logic synthesis such as Synopsys DC. For pure logic synthesis such as FSM synthesis, this tool produces efficient results. The combined netlists of datapath and controller are also post-optimized by Synopsys DC to perform gatelevel netlist optimizations. This divide and conquer strategy towards synthesis allows each tool to be applied at the right place.

10 During system simulation, the system stimuli are also translated into testbenches that allow to verify the synthesis result of each component. After interconnecting all synthesized components into the system netlist, the final implementation can also be verified using a generated system testbench.

Example 4: design of a QAM transmission system with OCAPI
(figure 23)

A QAM transmission system, that includes a transmitter, a channel model, and a receiver is designed.

System Specification

A system specification in OCAPI is an executable model: an executable file, that can be run as a software program on a computer. The principle of executable specification, as it is called, is very important for system design. It allows one to check your specification using simulations. In this case, we are designing a QAM transmission system. A full communications system contains a transmitter, a channel model, and a receiver. The ensemble of the transmitter, channel model and receiver organized as an executable

specification is also called an end-to-end executable specification. The term end-to-end clearly indicates that the simulation starts with a user message, and ends with a (received) user message. In between, the complete digital transmission is modeled, as shown in figure 23.

- In this text, the complete transmission system will be developed. The development of a component in such a system is never a one-shot process. Rather, development proceeds through a design flow: a collection of subsequent design levels connected by instantal design tooks.
- 10 levels connected by 'natural' design tasks. For a modem, the typical design levels are:
 - a statistical level, to do high level explorations of algorithms. In OCAPI, this level is called the link level.
- 15 a functional level, to assemble selected algorithms into a single operational modem. In OCAPI, this level is called the algorithm level.
- a structural level, to represent the modem as a machine that executes a functional description. In OCAPI, this level is called the architecture level. Each of these levels has an own set of requirements. Statistical requirements can be for example a bit error rate or a cell loss ratio. Functional requirements are for instance the set of modulation schemes to support.
- 25 Finally, structural requirements are requirements like type of interfaces, or preselected architectures.

Arranging the requirements besides the design levels yields the design flow, as shown in figure 1B. The dashed box contains the levels that will be coded in C++-OCAPI. The upper level (the statistical one) is described in a language like Matlab. It is not included in this text: We

15

20

25

30

will start from a complete functional specification. The functional specification is given herebelow in part A.

Design Flow in OCAPI-C++

5 Overall Design Flow

A design flow with OCAPI looks, from a high level point of view. as shown in figure 1C. The initial specification is an architecture model, constructed in Through the use of refinement, we will construct C++. an architecture model out of it. Next, relying on code generation, we obtain a synthesizable architecture model. This model can be converted to a technologymapped architecture in terms of gates. OCAPI is concerned with the C++ layers of this flow, addition takes care of code generation issues.

Algorithmic Models

The algorithmic models in OCAPI use the dataflow computational model. The construction of this code by small examples selected out of Part B (below) is discussed.

First, we consider the construction of an actor. An actor is a subalgorithm out of a dataflow system model. In OCAPI, each actor is defined by one class. As an example of actor definition, we take the diffenc block out of the transmitter. The include file (3.3) defines a class diffenc (line 10) that inherits from a base class. This inheritance defines the class under definition as a dataflow actor. The dataflow actor defines a constructor, a run method and a reset method. The run method (line 25) is the method that is called

10

when the actor should be executed. This method takes along parameters that include the name (name), the I/O ports (_sym 1, _symb2) and other attributes (_qpsk, _diff_mode). The type FB (Flow-Buffer) is the type of a FIFO queue. Looking at the implementation of run (??, line 26), we distinguish a firing rule in lines 29-30. The getSize() method of a queue returns the number of elements in that queue. The firing rule expresses that the run() method should return whenever there is no data available in the queue. Otherwise, processing continues as described beyond line 32 (This processing is the implementation of the spec as described in Part A.

A dataflow system is constructed out of such actors. 15 The system code in 5.3 shows how the diffenc actor is instantiated (lines 57-61). Besides actors, the system code also creates interconnect queues (lines 42-48). By giving these as parameters in the constructor of actors, the required communication links 20 established. Besides the interconnection of actors, the system code also needs to create a scheduler. This scheduler will repeatedly test firing rules in the actors (by calling their run() method). The system scheduler that steers the differential encoder is shown 25 on line 77 of 5.3. After this object is created, all dataflow actors that should be under control of it are "shifted into" it. The scheduler object has a method, run(), that tries firing all of the actors associated with the schedule just once.

30 Architecture Models

10

15

20

25

30

An architecture model expresses the behavior of the algorithmic model in terms of operations onto hardware. The kind of hardware features that affect this depend of course on the target architectural style. OCAPI is intended for a bit-parallel, synchronous style. For this kind of style, two kinds of refinements are necessary: First, the data types need to be expressed in terms of fixed point numbers. Second, the execution needs to proceed in terms of clock cycles. The first kind of refinement is called fixed point modeling. second kind is called cycle true modeling. These two refinements can be done in any order; for a complete architecture model, both are needed. We first give an example on how fixed point numbers are expressed in C++. Consider the ad block of the transmitter (3.2, line 24-27). The purpose of this block is to introduce a quantization effect, such as for instance would be encountered when the signal passes through an analogdigital or digital-analog converter. In this case, the high level algorithmic model is constructed with a fixed point number in order to perform quantization. On line 32, an object of type dfix (called indfix) is created. This object represents a fixed point value. The constructor uses three parameters. The first, '0', provides an initial value. The following two (W and L) are parameters that represent the wordlength and fractional wordlength respectively. The operation of the ad block is as follows. When there is information in the input queue, the value read is assigned to the fixed point number indfix. At the moment of assignment, quantization happens, whether or not the input value was a floating

10

15

20

25

30

point value (The FIFO buffers are actually passing along objects of type dfix, so that floating as well as fixed point numbers can be passed from one block to the other). A next example will show how cycle true modeling is done. We consider the derandomizer function receiver (6.4).First, looking algorithmic model (line 6 9-102), we see that the block reads two inputs (byte in and syncro) and writes one (byte out). In between, it performs algorithmic processing (line 89-97). The architecture model is shown in the define() function starting at line 116. The first few lines are type definitions and signal declarations. Next, four instructions 143-179), defined (line and a controller which sequences these instructions is specified (line 184-The architecture model makes heavily use of macros to ease the job of writing code. All of these are explained above. The goal of the define() function is to define an object hierarchy consisting of signals, expressions, states, etc ...that represents the cycle true behavior of a processor. At the top of the hierarchy is a finite state machine object. The member function fsm() (line 106) returns this object (which is a data member of the derandomizer class). The system integration of the derandomizer (5.3, line 169-176) is the same for the algorithmic and architecture model. The selection between algorithmic and architecture model is done by giving a system scheduler either a base object (as in line 186) or else the fsm object for simulation (as in line 206). Remember that algorithmic model derives creates a class that derives

from the base object; while an architecture model defines a finite state machine object.

Code Generation

5 Finally we indicate the output of the code generation process. When an architecture model is constructed. several code generators can be used. OCAPI currently can generate RT-VHDL code directly, or else also Cathedral-3 dsfq code. When the member function 10 generate() of a system scheduler is called, Cathedral-3 code will be produced, along with the required system link cells. The member function vhdlook() on the other hand produces RT-VHDL code. In this example, we have used the vhdlook() method (5.2, line 401). We consider the derandomizer block in the receiver. The first place 15 where this appears in the generated code is in the system netlist (6.13, line 70 and line 143). Next, we can find the definitions of the block itself: its entity declaration (6.14), the RTL code (6.15), and a 20 mapping cell from the fixed-point VHDL type FX to the more common VHDL type std logic (6.16). By using this last mapping cell, we can also hook up the VHDL code for derand in a generated testbench (6.17). testbench driver reads stimuli recorded during the C++ simulation and feeds them into the VHDL simulation. 25

Part A: System Specification

System Contents

The end-to-end model of the QAM transmission system under consideration is shown in figure 23. It consists of four main components:

- A byte generator GEN (201)
- A transmitter TX.(203)
- A channel model CHAN. (205)
- A receiver RX.(207)

The byte generator generates a sequence of random bytes. These are modulated inside of the transmitter to a QAM signal. The channel model next introduces distortions in the signal, similar to those occurring in a real channel.

10 Finally, the receiver demodulates the signal, returning a decoded byte sequence. If no bit errors occur, then this sequence should be the same as the one created by the byte generator.

Next, the detailed operation of the transmitter, the 15 channel and the receiver is discussed. For the internal construction of a component, one might however still refer to figure 24.

Transmitter Specification

20 The Transmitter includes

- rnd: A randomizer, which transforms a byte sequence into a pseudorandom byte sequence. This is done because of the more regular spectral properties of a rando mized (or 'whitened') byte sequence.
- 25 tuple: A tuplelizer, which chops the transmitted bytes into QAM/QPSK symbols.
 - differe: A differential encoder which applies differential encoding to the symbols.
- map: A QAM symbol mapper, which translates QAM symbols
 to I/Q pulse sequence s.

- shape: A pulse shaper, which transforms the pulse sequences to a continous wave. In digital implementation, the temporal 'continuity' is achieved by applying oversampling.
- 5 da: Finally, there is a block which applies quantization to the signal. This block simulates the effect of a digital-to-analog converter.

The transmitter reads in a byte sequence, and randomizes this with a pseudorandom byte sequence. The sequence contains a synchronization word to align the receiver derandomizer to the transmitter randomizer. The pseudorandom sequence is generated by exoring a bitstream with a bitstream produced by a linear feedback shift register (LF SR). The LFSR produces a bitstream according to the polynomial g(x) = 1 + x⁵ + x⁶. It next feeds the bytes to a tuplelizer that generates symbols out of the byte sequence according to the following scheme.

Given bits b7 b6 b5 b4 b3 b2 b1 b0,

20

Bit position	QAM16	QPSK
b7	I symbol 0	I[1] symbol 0
b6	Q symbol 0	I[0] symbol 0
b5	I symbol 1	Q[1] symbol 0
b4	Q symbol 1	Q[0] symbol 0
b3	I symbol 2	I[1] symbol 1
b2	Q symbol 2	I[0] symbol 1
b1	I symbol 3	Q[1] symbol 1
b0	Q symbol 3	Q[0] symbol 1

The symbols values are next fed to the differential encoder that generates a diff encoded symbol sequence:

i=(((~(a ^ b)) & (a ^ glbIstate))|((a ^ b) & (b ^
glbQstate))) &1;

5 q=(((~(a ^ b)) & (b ^ glbQstate))|((a ^ b) & (a ^
 glbIstate))) &1;

with i and q the output msbs of the differentially encoded symbol; glbIstate, glbQstate the previous values of i and q; and a and b the inputs msbs of the input symbol. The lsbs are left untouched (only for qam16) The differentially encoded symbol sequence is next mapped to the actual symbol value using the following constellation for QPSK.

QVal/Ival	-3	+3
+3	2	0
-3	3	1

15 For QAM16, the following constellation will be used

QVal/Ival	-3	-1	1	+3
+3	11	9	2	3
+1	10	8	0	1
-1	14	12	4	6
-3	15	13	5	7

Channel Model Specification

After mapping, the resulting complex sequence is pulse shaped. A RRC shaping filter with oversampling n=4 is taken, with the rolloff factor set at r=0.3. After pulse shaping, the sequence is upconverted to fc=fs/4 in the multiplexer block (included in the shaper)

•

The Channel Model contains

- FIR filter with programmable taps. The filter is used to simulate linear distortions such as multipath effects.
- 5 Noise injection block. The incoming signal is fed into a 20 tap filter. The second, third, fourth and 21th tap of the filter are programmable. Next a noise signal is added to the sequence. The noise distribution is gaussian;

U1, U2 are independent and uniform [0,1], X1 and X2 are independent and N(0,1)

15

Receiver Specification

The Receiver includes

- lmsff A feed forward, T/4 spaced LMS Equalizer.
- 20 demap A demapper, translating a complex signal back to a QAM symbol.
 - detuple A detupler, glueing individual symbols back to bytes.
- derand A derandomizer, translating the pseudonoise
 sequence back to an unrandomized sequence.

It is not difficult to see that this signal processing corresponds to the reverse processing that was applied at the transmitter. The incoming signal is fed into an equalizer block. The 4 tap oversampled FF equalizer is initialized with a downconverting RRC sequence. This way,

the equalizer will act at the same time as a matched filter, a symbol timing recovery loop, a phase recovery loop, and an intersymbol-interference removing device. It is a simple solution at the physical synchronization problem in QAM.

The equalizer is initialized as follows. Given the complex RRC

	tap0	tap1	tap2	tap3
I	i0	i1	i2	i3
Q	đ0	q1	q2	q3

then the LMS should be initialized with

	tap0	tap1	tap2	tap3
I	i0	0	-i2	0
Q	0	q1	0	-d3

10

20

The coefficient adaption algorithm of the equalizer is of the Least Mean Square type. This algorithm is decision directed; such algorithms are able to do tracking in a 15 synchronization loop, but not to do acquisition (initialization) of the same loops. For simplicity in this will however make abstraction of this acquisition problem. Next, the inverse operations of the transmitter are performed: the demodulated complex signal is converter to a QAM symbol in the demapper. The resulting QAM symbol stream is differentially decoded and assembled to a byte sequence in the detupler. The differential decoding proceeds according to

a=(((~(i ^ q)) & (i ^ glbIstate))|((i ^ q) & glbQstate))) &1; b=(((~(i ^ q)) & (q ^ glbQstate))|((i ^ q) & (i ^ glbIstate))) &1;

and the second second

Finally, the pseudorandom encoding of the sequence is

```
removed in the derandomizer.
    Part B: C++ code of the QAM system
 5
       3
           Transmitter Code
       3.1 \text{ tx/ad.h}
     1 // ad.h
10
     2 // All rights reserved -- Imec 1998
     3 // @(#)ad.h1.2 03/20/98
     5#infdef AD_H
     6#define AD H
15
     8#include "qlib.h"
     9
    10 class ad : public base{
    11 FB *in;
   12 FB *ot;
20
    13
         double*W;
         double*L; ;
    14
    15
    16 public:
25 17
         ad(char *name, FB & _in,FB & _ot, double& _W,double
    &_L);
    18
         int run();
    19
         int reset();
    20 };
30 21
    22#endif
```

```
1 // ad.cxx
    2 // All rights reserved -- Imec 1998
    3 // @(#)ad.cxx 1.4 03/31/98
    4
    5#include "ad.h"
    7 ad::ad(char*name,
10
           FB & _in,
           FB & _ot,
           double & _W,
            double & _L): base(name)
    11
15 12 {
        in = _in.asSource(this);
    13
       ot = _ot.asSink(this);
    15 W
          = \&\_W;
          = &_L;
    16 L
20 17 }
    18
    19 int ad::reset() {
       //return to initial state
    20
    21
         return 1;
25 22 }
    23
    24 intad::run() {
    25
    26 //firing rule
    27 if(in->getSize() < 1) {
30
    28
         return 0;
    29
```

3.2 tx/ad.cxx

```
30
    31
        //core functionality ...
        dfix indfix(0,(int)(*W),(int)(*L));
    32
          indfix= in->get(); // inputting+ quantization
    33
   assignment
        ot->put(indfix); // outputing
    34
    35
    36
        return 1;
    37 }
10 38
       3.3 tx/diffenc.h
     1 // diffenc.h
     2 // All rights reserved -- Imec 1998
15
     3 // @(#)diffenc.h
                         1.7 98/03/31
     5#infdef DIFFENC_H
     6#define DIFFENC H
20
     8#include "qlib.h"
   10 class diffenc: public base{
   11
25
   12 FB
              *symb1;
   13
      FB
              *symb2;
   14 double *qpsk;
   15 double *diff mode;
   16 int
              iState;
30
   17
       int
              qState;
   18
   19 public:
```

```
diffenc (char *name,
   20
    21
            FB & _symb1,
            FB & _symb2,
    22
            double &_qpsk,
    23
            double &_diff_mode);
   24
         int run();
    25
         int reset();
    26
    27 };
    28
10 29#endif
       3.4 tx/diffenc.cxx
     1 // diffenc.cxx
     2 // All rights reserved -- Imec 1998
15
     3 // @(#)diffenc.cxx 1.8 98/03/31
     5#include "diffenc.h"
     7 diffenc::diffenc(char*name,
20
               FB & _symb1,
     8
               FB & _symb2,:
     9
                        double & _qpsk,
    10
    11
               double & diff _mode): base(name)
   12 {
25
                  = _symb1.asSource(this);
    13
         symb1
                  = _symb2.asSink(this);
    14
         symb2
         qpsk
                  = &_qpsk;
    15
         diff _mode= &_diff _mode;
    16
30 17
         reset();
    18 }
    19
```

```
20 int diffenc::reset() {
         iState= 0;
    21
    22
         qState= 0;
    23
         return 1;
   24 }
    25
    26 int diffenc::run() {
    27
         //firing rule
    28
10
   29
         if(symb1->getSize() < 1)</pre>
    30
          return 0;
    31
         //core func
    32
         intsymb = (int)Val(symb1->get());
    33
15 34
         if((int)*diff mode) {
    35
           int a = ((int)*qpsk) ? (symb>> 1) & 1 : (symb>> 3) &
    36
    1;
    // get msb's only
20
   37
           int b = ((int)*qpsk) ? (symb>> 0) & 1 : (symb>> 2) &
    1;
    38
    39
                 int
                         = ((("(a^b))
                                             (a^iState)) | (a(^b)
                       i
                                         &
    &b(^qState))) &1; // encodemsb
                              ((("(a^b))
                                             (b^qState)) | (a(^b)
25 40
                 int
                      q
                                          &c
    &a(^iState))) &1;
    41
    42
           iState= i;
    43
           qState= q;
30
   44
    45
             symb = ((int)*qpsk)?(i<< 1)|q : (i<< 3)|(q<<
   2) (symb& 3);
```

```
46 }
   47
   48 symb2->put(symb);
   49 return 1;
 5 50 }
   51
      3.5 \text{ tx/map.h}
10
    2 // COPYRIGHT
    3 // ======
    4 //
    5 // Copyright1996 IMEC, Leuven, Belgium
15 6 //
    7 // Allrights reserved.
    9 //-----
   10 // Module:
20 11 //
            MAP
   12 //
   13 // Purpose:
            Mapping of QAM16 constellations to symbols and
   14 //
   back
25 15 //
   16 // Author:
            Patrick Schaumont
   19
30 20#infdef MAP H
   21#define MAP H
   22
```

```
23#include "qlib.h"
    24
    25 classmap : public base{
    26
         double *qpsk;
    27
 5
    28 FB * sIn;
    29 FB * qOut;
    30 FB * iOut;
    31
        dfix immediateQ(dfix v);
10 32
    33
         dfix immediateI(dfix v);
    34
    35 public:
    36 map(char *name, FB& _sIn,FB & _iOut, FB& _qOut,double
15 &_qpsk);
    37
         int run();
    38
    39 };
    40
20 41#endif
       3.6 tx/map.cxx
    2 // COPYRIGHT
25
     3 // =======
     4 //
    5 // Copyright1996 IMEC, Leuven, Belgium
    6 //
30
    7 // Allrights reserved.
    8 //
```

```
10 // Module:
    11 //
              MAP
    12 //
    13 // Purpose:
 5 14 //
          Mapping of QAM16 constellations to symbols and back
    15 //
    16 // Author:
    17 // Patrick Schaumont
10
    19
    20
    21#include "map.h"
    22
    23 // # # ##
                       #####
15 24 // ## ## # # #
    25 // #### # # #
    26 // # # ###### #####
    27 // #
              # #
                    # #
    28 // # # # # #
20 29
    30
    31 // QAM16
    32 static double vQMap16[]={
    33 (0.0),
25
   34 + (+1.0), (+1.0), (+3.0), (+3.0),
    35 \quad (-1.0), (-3.0), (-1.0), (-3.0),
    36 (+1 .0), (+3.0), (+1.0), (+3.0),
    37 (-1 .0), (-3.0), (-1.0), (-3.0)
   38 };
30
   39
   40 static double vIMap16[] = {
      ( 0.0),
   41
```

```
42
         (+1.0), (+3.0), (+1.0), (+3.0),
     43
         (+1.0), (+1.0), (+3.0), (+3.0),
         (-1.0), (-1.0), (-3.0), (-3.0),
     45
         (-1.0), (-1.0), (-3.0), (-3.0)
 5
    46 };
    47
    48 // QPSK
    49 static double vQMap4[]={
    50 (0.0),
    51 (+3 .0), (-3.0), (+3.0), (-3.0),
10
    52 };
    53 static double vIMap4[] = {
    54
         (0.0),
    55
        (+3.0), (+3.0), (-3.0), (-3.0),
    56 };
15
    57
    58
         map::map(char*name,
                               FB&
                                       sIn,FB
                                                    _iOut,
                                                             FB&
    _qOut,double& qpsk) : base(name) {
    59
           sIn = & sIn;
20
   60
          qOut = & qOut;
           iOut= & _iOut;
    61
    62
           qpsk= & _qpsk;
    63 }
    64
    65 dfix map::immediateQ(dfixv) {
    66
         if((int)*qpsk) {
    67
          return dfix(vQMap4[(int)Val(v+1)]);
        } else{
    68
    69
          return dfix(vQMap16[(int)Val(v+1) ] );
30
   70
       }
    71 }
    72
```

```
73 dfix map::immediateI(dfixv) {
     74
          if((int)*qpsk) {
           return dfix(vIMap4[(int)Val(v+1)]);
     75
    76
         } else{
          return dfix(vIMap16[(int)Val(v+1) ] );
    77
    78
        }
    79 }
    80
    81 intmap::run() {
         if(sIn->getSize() < 1)</pre>
10
    83
          return 0;
         dfix v = sIn->get();
    84
        *iOut << immediateI(v);
    85
        *qOut << immediateQ(v);
    86
15
    87
         return 1;
    88 }
    89
       3.7 \text{ tx/rnd.h}
20
     1 // rnd.h
     2 // All rights reserved -- Imec1998
     3 // @(#)rnd.h
                      1.5 03/31/98
     4
     5#infdef RND H
25
     6#define RND_H
     7
     8#include "qlib.h"
     9
30 10#define SYNCPERIOD 54
    11#define SYNCWORD1 0x00
    12#define SYNCWORD2 0x55
```

```
13#define SYNCWORD3 0x00
    14#define SYNCWORD4 0x55
    15
    16 class rnd : public base{
 5 17 FB
               *input;
               *output;
    18 FB
    19
       int
               synccntr;
    20
    21 public:
        rnd(char *name, FB& _input, FB& _output);
         int run();
    23
    24 int reset();
    25 };
    26
15 27#endif
       3.8 tx/rnd.cxx
     1 // rnd.cxx
20
     2 // All rights reserved -- Imec 1998
     3 // @(#)rnd.cxx 1.6 03/20/98
     5#include "rnd.h"
25
     7 int glbRandom = 1;
     8
     9 int glbRandState;
    10
   11 rnd::rnd(char *name,
          FB & _input,
30 12
   13
          FB & _output) :base(name)
   14 {
```

```
15
          input = _input.asSource(this);
          output= _output.asSink(this);
     16
     17
          synccntr= 0;
     18
          reset();
    19 }
     20
     21
     22#define BIT(k, n) ((k>> (n-1)) & 1)
     23#define MASK(k, n) (k & ((1 << (n+1))-1))
10
    24
     25 int randbit() {
     26
          int r;
     27
          r= BIT(glbRandState, 5) ^ BIT(glbRandState, 6 );
    28
          glbRandState= MASK(r | (glbRandState<< 1) , 6);</pre>
15
    29
    30
    31
          if (glbRandom)
          return r;
    32
    33
          else
20
   34
          return 0;
    35 }
    36
    37
    38
          //
25
   FUNCTIONS
    39
    40 int rnd::reset() {
    41
         //return to initial state
    42
         glbRandState= (1<< 7) -1;</pre>
30
   43
         return 1;
    44 }
    45
```

```
46 int rnd::run() {
     47
          //firing rule
          if(input->getSize() < 1) {</pre>
     48
           return 0;
     49
  5
     50
          }
     51
     52
          //core func
     53
     54
          int i;
 10
     55
          int outbyte = 0;
          int inbyte = (int)Val(input->get());
     56
     57
          for (i=7; i>=0; i--) {
             outbyte= (outbyte<<1) | (randbit( ) ^(inbyte>>i &
     58
     1));
15 59 }
     60
          synccntr++;
          if(syncentr == SYNCPERIOD) {
     61
    62
                 cerr << "*** INFO:randomizer sends SYN\n";</pre>
    63
            output->put(outbyte);
20
   64
            output->put(SYNCWORD1);
    65
            output->put(SYNCWORD2);
    66
            output->put(SYNCWORD3);
    67
            output->put (SYNCWORD4);
            syncentr= 0;
    68
25
            reset();
    69
    70
    71
         else {
    72
           output->put (outbyte);
    73
        }
30 74 return 1;
    75 }
    76
```

```
3.9 tx/shape.h
 5
     1 // shape.h
     2 // All rights reserved -- Imec 1998
     3 // @(#)shape.h 1.3 03/18/98
     5#infdef
              SHAPE_H
10
     6#define
               SHAPE H
     7
     8#include "qlib.h"
     9
    10#define MAXLEN 33
15 11
    12 class shape : public base{
       FB * i_in;
    13
        FB * q_in;
    14
        FB * s_out;
    15
20 16
         double c[MAXLEN] ; // RC coefficients
    17
    18 public:
         shape(char *name, FB& _i_in, FB& _q_in, FB& _s_out);
    19
    20
         int run();
25 21
        int run_old();
    22
         int reset();
   23
        void makecoeffs();
   24 };
   25
30 26#endif
       3.10
             tx/shape.cxx
```

```
1 // shape.cxx
      2 // All rights reserved -- Imec 1998
      3 // @(#)shape.cxx
                           1.7 06/26/98
  5
      5#include
                 "shape.h"
      7 shape::shape(char *name,
            FB & _i_in,
      9
            FB & qin,
            FB & s_out) :base(name)
10
    10
    11 {
    12
          i_in = _i_in.asSource(this);
    13
         q_in = _q_in.asSource(this);
         s_out = _s_out.asSink(this);
    14
         makecoeffs();//RRC coeff generation
15
    15
    16
         reset();
    17 }
    18
    19 int shape::reset() {
20
    20
         //return to initial state
    21
         while(i_in->getSize() >0)
    22
           i_in->pop();
    23
         while(q_in->getSize() >0)
    24
           q_in->pop();
25
    25
    26
         return 1;
    27 }
    28
    29 void shape::makecoeffs() {
30
   30
         c[0] = 2.725985e-02;
    31
         c[1] = 2.079339e-01;
    32
        c[2] = 4.002601e-01;
```

```
33
          c[3] = 5.241213e-01;
    34
          c[4] = 5.241213e-01;
          c[5] = 4.002601e-01;
    35
    36
          c[6] = 2.079339e-01;
          c[7] = 2.725985e-02;
    37
    38 }
    39
    40 int shape::run() {
    41
          int i ,j;
10
    42
        #define NF 8
    43
        #define SPS 4
    44
         static double deli[NF] ;
    45
         static double delq[NF] ;
    46
15
    47
    48
         if((i_in->getSize() <1) | |
    49
             (q_in->getSize() <1)) {
    50
          return 0;
        }
    51
20
    52
    53
         for (j = 1; j \le SPS; j++) {
    54
    55
           for (i = NF-1; i >= 1; i--) {
    56
             deli[i] = deli[i-1] ;
25
    57
             delq[i] = delq[i-1] ;
    58
          }
    59
           if(j == 1) {
    60
             deli[0] = Val(i_in->get());
             delq[0] = Val(q_in->get());
    61
30
          }
    62
    63
           else{
    64
             deli[0] =0;
```

```
delq[0] = 0;
    65
          }
    66
    67
          double acci = 0;
    68
          double accq = 0;
   69
 5
    70
           for(i = 0; i < NF; i++) {
             acci += deli[i]*c[i] ;
    71
             accq += delq[i]*c[i] ;
    72
          }
    73
10
    74
    75
          switch (j) {
    76
           case 1: s_out->put(acci);break;
           case 2: s_out->put(-accq);break;
    77
           case 3: s_out->put(-acci);break;
    78
15
           case 4: s_out->put(accq);break;
    79
          }
    80
    81
        } //end for j
    82
    83
20
    84
         return
                 1;
    85 }
    86
    87
    88
   89 // 5.9502848187909857e-03
    90 // 7.1303339418111898e-03
    91 // -9.0376125958858652e-04
    92 // -1.2842591240125096e-02
    93 // -1.6560488829370935e-02
   94 // -3.1424796453581099e-03
    95 // 2.2511451978267195e-02
    96 // 4.0465840802261004e-02
```

- 97 // 2.8302892670230756e-02 98 // -1.9056064640367836e-02 99 // -7.6814040516083981e-02 100// -9.7464875081018337e-02 5 101// -3.7506670742425155e-02 102// 1.1136091774729967e-01 103// 3.0772091871906165e-01 104// 4.7526468799142091e-01 105// 5.4107108989550989e-01 **10** 106// 4.7526467788525789e-01 107// 3.0772090304860350e-01 108// 1.1136090307335493e-01 109// -3.7506679314098741e-02 110// -9.7464876235465986e-02 111// -7.6814036683689066e-02 15 112// -1.9056059903703605e-02 113// 2.8302895170883653e-02 114// 4.0465840334864417e-02 115// 2.2511449901436539e-02 20 116// -3.1424813892788860e-03 117// -1.6560489169667160e-02 118// -1.2842590440175973e-02 119// -9.0376032591496101e-04 120// 7.1303342199545879e-03 **25** 121// 5.9502844100395589e-03
 - 3.11 tx/tuplelize.h

122

30 1 // tuplelize.h
 2 // All rights reserved -- Imec 1998
 3 // @(#)tuplelize.h 1.4 98/03/31

```
4
      5
      6#infdef TUPLELIZE_H
      7#define
                TUPLELIZE H
  5
      8
      9#include
                  "qlib.h"
     10
     11 class tuplelize : public base{
     12
         FB
                *byte;
 10
    13
         FB
                *symb;
     14
         double *qpsk;
    15
    16 public:
          tuplelize(char* name,
    17
15
    18
               FB & _byte,
    19
               FB & _symb,
               double &_qpsk);
    20
    21
         int run();
    22
         int reset();
20
    23 };
    24
    25#endif
       3.12
              tx/tuplelize.cxx
25
     1 // tuplelize.cxx
     2 // All rights reserved-- Imec 1998
     3 // @(#)tuplelize.cxx
                               1.698/03/31
     4
30
    5#include "tuplelize.h"
    6
    7
```

```
8 tuplelize::tuplelize(char *name,
     9
           FB & _byte,
           FB & _symb,
    10
               double &_qpsk) :base(name)
    11
   12 {
         byte = _byte.asSource(this);
    13
         symb = _symb.asSink(this);
    14
    15
         qpsk = &_qpsk;
    16 }
10
   17
    20 int tuplelize::reset() {
    21
         return 1;
15 22 }
    23
    24 int tuplelize::run() {
    25
         //firing rule
    26
         if(byte->getSize() < 1)</pre>
20
    27
          return 0;
    28
    29
         //core func
    30
         int us, msk, sym;
    31
25
    32
    33
         if((int)*qpsk) {
           us= 2; msk = 0x03;
    34
    35
        } else{
           us= 4; msk = 0x0F;
    36
    37
        }
30
    38
         int tuple = (int)Val(byte->get());
    39
```

```
40
         for (int k = 1; k <= 8/us; k++) {
    41
          sym = (tuple >> (8-us)) \& msk;
    42
          tuple= (tuple << us) & 0xff;</pre>
    43
   44
          symb->put(sym);
    45
        }
    46
         return 1;
    47
    48 }
   49
10
    50
    51
           Channel Model Code
15
       4.1 chan/fir.h
     1 // fir.h
20
     2 // All rights reserved --
                                    Imec 1998
     3 // @(#)fir.h
                     1.2 03/31/98
     5#infdef FIR_H
     6#define FIR_H
25
     8#define NRTAPS 20
     9
    10#include "qlib.h"
    11
   12 class fir : public base{
    13
        FB
               *input;
    14
        FB
               *output;
```

```
15
         double x[NRTAPS] ; // filtertaps: 0,1,...,NRTAPS-1
         double *t1, *t2, *t3, *t20;
    16
    17
    18 public:
         fir (char *name, FB & input, FB & output,
 5 19
            double &_t1, double &_t2, double &_t3, double &_t20)
    20
    ;
         int run();
    21
         int reset();
    22
10 23 };
    24
    25#endif
       4.2 chan/fir.cxx
15
     1 // fir.cxx
     2 // All rights reserved -- Imec 1998
     3 // @(#)fir.cxx 1.3 03/31/98
     5#include "fir.h"
20
     7 fir::fir(char *name,
       FB & _input,
        FB & _output,
   10
25
           double
                   &_t1,
                            double & t2, double & t3,
                                                          double
    &_t20):base(name)
    11 {
         input = _input.asSource(this);
    12
    13
         output= _output.asSink(this);
30
   14
    15
         for(int i=0; i<NRTAPS; i++) {</pre>
          x[i] = 0;
    16
```

```
17 }
         t1 = \&_t1;
   18
        t2 = \&_t2;
   19
         t3 = \&_t3;
   20
         t20= &_t20;
   21
   22 }
   23
   24 int fir::reset() {
         //return to initial state
         for(int i=0; i<NRTAPS; i++) {</pre>
10 26
         x[i] = 0;
    27
    28
    29
         return 1;
    30 }
15 31
    32 int fir::run() {
         //firing rule
    33
         if(input->getSize() < 1) {</pre>
    34
         return 0;
    35
20
   36
        }
    37
         dfix in = input->get();
    38
    39
         int i;
    40
         for (i=NRTAPS-1; i>=1; i--) {
25
    41
          x [i] = x[i-1];
    42
    43
         x[0] = Val(in);
    44
    45
   46
         //core func
30
            double out = x[0] + x[1]*(*t1) + x[2]*(*t2) +
    47
    x[3]*(*t3) + x[20]*(*t20);
```

```
output->put(out);
   48
   49
   50 return 1;
   51 }
   52
   53
      4.3 chan/noise.h
10
     1 // noise.h
     2 // All rights reserved -- Imec 1998
     3 // @(#)noise.h 1.2 03/20/98
     5#infdef NOISE_H
15
     6#define NOISE_H
                "qlib.h"
     8#include
                "pseudorn.h"
     9#include
    10
20 11 class noise: public base{
    12
       FB * in;
    13
        FB * out;
         double *n;
    14
         pseudorn RN;
    15
25
   16
    17 public:
         noise (char *name, FB & in,FB & out, double & _n);
    18
    19
         int reset();
         int run();
    20
   21 };
30
    22
    23#endif
```

and the second s

```
4.4 chan/noise.cxx
    1 // noise.cxx
    2 // All rights reserved -- Imec 1998
    3 // @(#)noise.cxx 1.3 03/20/98
    5#include "noise.h"
    6#include <math.h>
10
    8 noise::noise(char *name,FB & _in,FB & _out, double & _n)
      base(name) {
       in = _in.asSource(this);
        out = _out.asSink(this);
15
   10
        n= \&_n;
    11
    12 }
    13
    14
20  15 int noise::run() {
         //firing rule
    16
         if(in->getSize() < 1) {</pre>
    17
    18
         return 0;
    19
       }
25
    20
         //core function
    21
           double U1 = (double) (RN.out())/(double)PRNMAX +
    22
    1/(double) PRNMAX;
           double U2 = (double) (RN.out())/(double)PRNMAX +
    23
30 1/(double) PRNMAX;
    24
         double X = sqrt(-2.*log(U1)) *cos(2.*M_PI*U2);
    25
```

```
26
        out->put(Val(in->get()),+X*(*n));
   27
   28
        return 1;
   29
   30
   31 }
           chan/pseudorn.h
    1 // pseudorn.h
10
    2 // All rights reserved -- Imec 1998
     3 // @(#)pseudorn.h 1.2 03/31/98
     5#infdef pseudorn_H
     6#define pseudorn_H
15
                      0x015a4e35L
     8#define MULT
     9#define INCR
                      1
                            // =2^15-1
    10#define PRNMAX 32767
20
   11
    12#include <time.h>
    13
    14 class pseudorn {
         long seed;
    15
         unsigned range;
25
    16
    17 public:
         pseudorn() {
    18
           range= PRNMAX;
    19
           seed= time(0);
    20
30
    21
         pseudorn(unsigned s, unsigned r) {
    22
            seed= s;
    23
```

```
24
           range= r;
   25
       }
         pseudorn(unsigned r) {
    26
    27
           range= r;
   28
           seed = time(0);
 5
    29
         unsigned out (void ) {
    30
    31
           seed= MULT * seed+ INCR;
          return ((unsigned) (seed>> 16) & 0x7fff) % range;
    32
10
    33
         long getSeed() {return seed;}
         void setSeed(long s) {seed= s;}
    35
    36 };
    37
15
    38
    39#include "qlib.h"
    40
    41 class pseudorn gen: publicbase {
    42
         pseudorn RN;
20
    43
        FB *out;
    44 public:
    45
         pseudorn_gen(char *name, FB&_out) :
           base (name),
    46
          RN(255) {
    47
25
           out = out.asSink(this);
    48
    49
         int run() {
    50
           out->put(RN.out());
    51
    52
          return 1;
30
    53
    54 };
    55
```

```
56#endif
   57
   58
      4.6 chan/pseudorn.cxx
5
    1 // pseudorn.cxx
    2 // All rights reserved -- Imec 1998
    3 // @(#)pseudorn.cxx1.1 03/17/98
10
     4
     5#include "pseudorn.h"
     6
     7 // inlinedstuff
     8
15
           System Code
       5.1 driver/driver.h
20
     1#infdef DRIVER_H
     2#define DRIVER_H
     4 // @(#)driver.h1.2 98/03/20
25
     6#include "qlib.h"
     7#include "Callback2wRet.h"
     9 class interpreter{
   10 public:
         interpreter ();
    11
                                            ) ;
                      (sysgen &s
    12
         void
                add
```

```
observe(double &v,char *name);
        void
   13
                     obsAttr(Callback2wRet < int,double,int>
           void
   14
   cb, int, char
         *name);
           friend interpreter & operator<<(interpreter &p
    ,sysgen &s);
         friend interpreter & operator<<(interpreter &p , clk
    &C);
                       (int argc, char **argv);
    17
        void go
10 18 };
    19
    20
    21
    22
15 23
    24#endif
       5.2 driver/driver.cxx
     1#include "tcl.h"
20
     2#include <iostream.h>
     3
     4#define MAKE_WISH
     6#ifdef MAKE WISH
25
     7#include
                "tk.h"
     8#endif
     9
    10 // @(#)driver.cxx 1.3 98/03/27
30
    11
    12#include "qlib.h"
    13#include "qtb.h"
```

```
"driver.h"
   14#include
                "Callback2wRet.h"
   15#include
   16
   17//----interpreter OCAPI-related datastructures---
5 ----//
   18
   19 Callback2wRet<int,double,int>functorlist[100];
   20 int numfunctors= 0;
   21
10 22 int graphLines= 0;
   23
   24 FBQ (trace0);
   25 FBQ (trace1);
   26 FBQ (trace2);
15 27 FBQ (trace3);
    28 FBQ (trace4);
    29 FBQ (trace5);
    30 FBQ (trace6);
    31 FBQ (trace7);
20  32 dfbfix *traces[8] ;
    33 dfbfix *tracedqueue[8];
    34
    35 Tcl HashTable queue_hash;
    36
                                       if((strlen(r->name()) >
                 IF SUFFIX(A)
25
    37#define
    strlen(A)) &&
       (!strcmp(r->name() +strlen(r->name()) - strlen(A) ,A)))
    38
    39
30 40 void create queue hash() {
         Tcl_InitHashTable(&queue_hash,TCL_STRING_KEYS);
    41
    42
```

```
43
         dfbfix *r;
         for(r = listOfFB; r; r=, r->nextFB()) {
   44
           int present;
   45
          IF SUFFIX("_mark")
   46
         continue;
   47
          IF_SUFFIX("_stim")
    48
          continue;
    49
           Tcl_SetHashValue(Tcl_CreateHashEntry(&queue_hash,r-
    50
           >name(),&present) ,(char *) r);
10
   51
       }
    52 }
    53
    54 // next are created by the interpreter object itself
    55 Tcl HashTable sched_hash;
15 56 Tcl_HashTable doubles_hash;
    57 Tcl_HashTable attr_hashfunc;
    58 Tcl HashTable attr_hashint;
    59
    60 clk* glbClk;// global (single)clock
20
    61
    ---//
        int ListQueue(ClientData, Tcl_Interp*interp,intargc,
    63
    char
25
       **argv) {
         if((argc > 2)) {
    64
           interp->result= "Usage:_listq_?queue?\n";
    65
    66
          return TCL_ERROR;
        }
    67
30
    68
         char *match = 0;
    69
         if(argc == 2) {
    70
```

```
71
          match = argv[1];
    72
        }
    73
         if(match) {
    74
                                                Tcl_HashEntry*p=
    75
    Tcl FindHashEntry(&queue_hash,argv[1] ) ;
           if(p != 0) {
    76
                                                      (d(fbfix*)
    77
            Tcl_AppendElement(interp,
            Tcl GetHashValue(p))-
            >name());
10
          }
    78
    79
        } else{
           Tcl HashSearch k;
    80
                              Tcl HashEntry
                                                             Tcl
                                                *p=
    81
15 FirstHashEntry(&queue_hash,k&);
          while (p != 0) {
    82
            Tcl AppendElement(interp, ((dfbfix *)
    83
            Tcl GetHashValue(p))->name( ) );
            p = Tcl NextHashEntry(&k);
    84
          }
20
   85
        }
    86
    87
         return TCL_OK;
    88
    89 }
25
    90
    ---//
    92 int GetQueue(ClientData , Tcl _Interp * interp,int
    argc, char
       **argv) {
30
    93
         if(argc != 2) {
           interp->result= "Usage:_getq_queue\n";
    94
```

```
return TCL_ERROR;
   95
   96
   97
                                   Tcl HashEntry*p
   98
5 Tcl_FindHashEntry(&queue_hash,argv[1] ) ;
        if(p != 0) {
   99
          dfbfix *q = (dfbfix *) Tcl_GetHashValue(p);
   100
         while (q->getSize()) {
   101
            strstream N;
   102
           N \ll Val(q->get()) \ll ends;
10
   103
           Tcl_AppendElement(interp,N.str());
    104
         }
   105
   106 }
    107
15 108 return TCL_OK;
    109}
    110
    111 //----
        intPutQueue(ClientData , Tcl _Interp * interp,int
20
    112
    argc, char
        **argv) {
       if(argc != 3) {
    113
          interp->result= "Usage:_putq_queue_value\n";
    114
         return TCL_ERROR;
25
    115
    116 }
    117
    118
                          Tcl HashEntry
                                                *p
    Tcl FindHashEntry(&queue_hash,argv[1] ) ;
   119 if (p != 0) {
30
    120
         double v;
          sscanf(argv[2] , "%lf", v&);
    121
```

```
122
          dfbfix *q = (dfbfix *) Tcl_GetHashValue(p);
   123
         q->put(v);
    124 }
    125
 5 126 return TCL_OK;
    127}
    128
    ---//
                 TraceQueue(ClientData, Tcl
                                                  Interp
10 130
          int
    interp, intargc, char
        **argv) {
    131
    132 if((argc != 1)&&(argc!= 3 )) {
                                               interp->result=
15
    133
    "Usage: traceq ?traceq queuename?\n";
         return TCL_ERROR;
    135 }
    136
20 137 if(argc == 1) {
    138
          intk;
         for (k=0; k<8; k++) {
    139
    140
            strstream N;
         N << traces[k] ->name() <<"_";</pre>
    141
             if(tracedqueue[k] !=0)
25
    142
    143
         N << tracedqueue[k]->name();
         N << ends;
    144
           Tcl_AppendElement(interp,N.str());
    145
    146
          }
30 147 } else{
                                       Tcl HashEntry
    148
    Tcl FindHashEntry(&queue_hash,argv[2] );
```

```
dfbfix *q = 0;
    149
           if(p != 0) {
    150
            q = (dfbfix *) Tcl_GetHashValue(p);
    151
          } else {
    152
            return TCL_OK;
5 153
          }
    154
    155
           int num;
    156
           for (num=0; num < 8; num++) {
    157
             if(!strcmp(argv[1] ,traces[num]->name()))
10
    158
          break;
    159
    160
          }
    161
           if(num > 7)
    162
            return TCL_OK;
15
    163
    164
           if(tracedqueue[num] !=0) {
    165
            tracedqueue[num]->asDup(nilFB);
    166
          }
    167
20
    168
           tracedqueue[num] =q;
    169
          q->asDup(*traces[num] ) ;
    170
    171 }
    172 return TCL_OK;
25
    173}
    174
    ---//
    176 intReadQueue(ClientData , Tcl_Interp * interp,intargc,
30
    char
         **argv) {
    177 if (argc != 2) {
```

```
interp->result= "Usage:_readq_queue\n";
   178
         return TCL ERROR;
   179
   180 }
   181
                         Tcl HashEntry
                                                *p
5 182
   Tcl_FindHashEntry(&queue_hash,argv[1] );
        if(p!=0) {
   183
          dfbfix *q = (dfbfix *) Tcl_GetHashValue(p);
   184
   185
         int k;
          for(k=0; k<q->getSize(); k++) {
10
   186
            strstream N;
   187
           N \ll Val((*q)[k]) \ll ends;
   188
           Tcl_AppendElement(interp,N.str());
   189
   190
         }
   191 }
15
   192
   193 return TCL_OK;
   194 }
   195
20
   196 //-----
   -//
   197 int PlotQueue(ClientData, Tcl_Interp * interp,intargc,
    char
        **argv) {
   198 inti;
25
        if(argc < 2) {
    199
          interp->result= "Usage:_plotq_queue_?...?\n";
    200
         return TCL_ERROR;
    201
    202 }
30
   203
    204
        char *f = tmpnam(NULL);
        ofstream PLOTBUF(f);
    205
```

```
206
    207 //---- headers
    208 PLOTBUF << "TitleText: ";
    209 for(i=1; i<argc; i++) {
                                        Tcl HashEntry
5 210
                                                              *p=
    Tcl FindHashEntry(&queue_hash,argv[i]);
           if(p != 0)
    211
            PLOTBUF << ((dfbfix *) Tcl_GetHashValue(p))->name()
    212
    <<" ";
10 213 }
    214 PLOTBUF << "\n";
    215
    216 PLOTBUF << "BackGround: Black\n";
    217 PLOTBUF << "ForeGround:_White\n";</pre>
15 218 PLOTBUF << "XUnitText: Sample\n";</pre>
    219 PLOTBUF << "BoundBox: ___True\n";
    220 PLOTBUF << "0.Color:____Yellow\n";
    221 PLOTBUF << "LabelFont: -adobe-helvetica-*-r-*-16-*-
    *-*-*-
        *-*\n";
20
    222 PLOTBUF << "Markers:____True\n";</pre>
    223 if(!graphLines)
          PLOTBUF << "NoLines: ____True\n";</pre>
    224
    225
25 226 //---- data
    227 for(i=1; i<argc; i++) {
    228 PLOTBUF << "\n";
                                        Tcl HashEntry
    229
    Tcl FindHashEntry(&queue_hash,argv[i]);
           if(p != 0) {
30 230
    231
            int j;
```

22.

```
PLOTBUF << "\""<< (( dfbfix*) Tcl GetHashValue(p))-
   232
           >name()
           <<"\"\n";
           for
               (j=0; j<((dfbfix*) Tcl_GetHashValue(p))-</pre>
   233
           >getSize();
 5
           j++) {
           PLOTBUF
   234
                       <<
                             j
                                   <<
                                          п н<<
                                                    ((dfbfix
           *)Tcl GetHashValue(p))-
           >getIndex(j) <<"\n";</pre>
10 235
   236
         }
   237 }
   238 PLOTBUF.close();
   239
        system(strapp(strapp("xgraph ",f),"_&"));
15 240
   241
        return TCL_OK;
   242}
   243
   244 //-----
20 ----//
   245 int ScatQueue(ClientData, Tcl Interp * interp, intargc,
   char
       **argv) {
   246 int i;
        if(argc != 3) {
25 247
          interp->result= "Usage:_scatq_queuex_queuey\n";
   248
   249
         return TCL ERROR;
   250 }
   251
30 252 ofstream PLOTBUF(".plotbuf");
   253
   254 //---- headers
```

```
255 PLOTBUF << "TitleText:_";</pre>
   256 for(i=1; i<argc; i++) {
                                       Tcl HashEntry
   257
   Tcl FindHashEntry(&queue hash,argv[i]);
          if(p!=0)
 5 258
           PLOTBUF << ((dfbfix *) Tcl_GetHashValue(p))->name()
   259
   <<" ";
   260 }
   261 PLOTBUF \ll n;
10 262
   263 PLOTBUF << "BackGround:_Black\n";
    264 PLOTBUF << "ForeGround: White\n";
    265 PLOTBUF << "XUnitText:__Sample\n";
    266 PLOTBUF << "BoundBox:___True\n";
15 267 PLOTBUF << "0.Color:____Yellow\n";
    268 PLOTBUF << "LabelFont:__-adobe-helvetica-*-r-*-16-*-
    *-*-*-
        *-*\n";
    269 PLOTBUF << "Markers: True\n";
20
   270 if (!graphLines)
          PLOTBUF << "NoLines: True\n";
    271
    272
    273 //---- data
    274 PLOTBUF \ll "\n";
25
    275
                      Tcl HashEntry
                                                    p1
    Tcl FindHashEntry(&queue_hash,argv[1]) ;
                      Tcl_HashEntry
    276
                                                    p2
    Tcl FindHashEntry(&queue_hash,argv[2]) ;
    277 if ((p1 != 0) && (p2 != 0)) {
30
    278
           int j;
                                         Tcl GetHashValue(p1))-
              int max = ((dfbfix *)
    279
    >getSize();
```

```
if(((dfbfix *) Tcl_GetHashValue(p2))->getSize()
   280
   < max) {
           max = (((dfbfix *) Tcl_GetHashValue(p2))->getSize(
   ) ) ;
5 282
        }
          for(j=0; j<\max; j++) {
   283
              PLOTBUF << ((dfbfix *) Tcl_GetHashValue(p1))-
   284
   >getIndex(j)
            << "II"
   285
                        ((dfbfix *) Tcl_GetHashValue(p2))-
10
   286
                    <<
   >getIndex(j)<<"\n";
   287 }
   288 }
   289 PLOTBUF.close();
15 290
   291 system("xgraph_.plotbuf_&");
   292 return TCL_OK;
   293}
   294
   295 //----
20
   ---//
   296 int StatQueue(ClientData, Tcl _Interp*interp,intargc,
   char
       **argv) {
   297 if(argc > 2) {
25
          interp->result= "Usage:_statq_?queue?\n";
   298
         return TCL ERROR;
   299
   300 }
   301
30
   302 char *match = 0;
   303 if(argc == 2) {
         match = argv[1] ;
   304
```

```
305 }
   306
        dfbfix *r;
   307
        for(r = listOfFB; r; r= r->nextFB()) {
   308
         IF SUFFIX(" mark")
   309
   310
           continue;
         IF_SUFFIX("_stim")
   311
           continue;
   312
          if( !match || (s!trcmp(r->name(), match))) {
   313
            strstreamN;
10
   314
           N << *r << ends;
   315
           Tcl_AppendElement(interp,N.str());
   316
   317
         }
   318
15 319 }
   320
   321
        return TCL OK;
   322}
   323
20 324 //-----
   ---//
   325 int ClearQueue (ClientData, Tcl _Interp*interp,intargc,
   char
       **) {
   326 if(argc > 1) {
25
   327
          interp->result= "Usage:_clearq\n";
   328
         return TCL ERROR;
   329 }
   330
30 331 dfbfix *r;
   332
        for(r = listOfFB; r; r= r->nextFB())
         while (r->getSize() >0 )
   333
```

```
334
            r->pop();
    335
        return TCL OK;
    336
    337}
 5 338
    ---//
                 ListSchedule(ClientData, Tcl __Interp*interp,
    340
          int
    intargc, char
        **argv) {
10
    341 if((argc > 2)) {
           interp->result= "Usage:_lists_?schedule?\n";
    342
          return TCL_ERROR;
    343
    344 }
15 345
    346 char *match = 0;
         if(argc == 2) {
    347
         match = argv[1] ;
    348
    349 }
20 350
    351
         if(match) {
    352
                Tcl HashEntry *p= Tcl FindHashEntry(&sched
    hash, argv[1]);
           if(p != 0) {
    353
            Tcl_AppendElement(interp, ((sysgen *)
25
    354
            Tcl_GetHashValue(p))->getname());
    355
          }
    356 } else{
    357
           Tcl HashSearchk;
30
   358
             Tcl HashEntry * p= Tcl FirstHashEntry(&sched
    _hash,k&);
    359
          while (p != 0) {
```

The second secon

```
Tcl AppendElement (interp,
                                                      ((sysgen*)
    360
            Tcl GetHashValue(p))-
            >getname( ));
            p = Tcl_NextHashEntry(&k);
    361
          }
   362
    363 }
    364
    365
         return TCL_OK;
    366}
   367
10
    369 int RunSchedule(ClientData, Tcl _Interp*interp,intargc,
    char
        **argv) {
15
    370
    371
         if((argc != 3)) {
                                                 interp->result=
    372
    "Usage:_runs_schedule_clock_iterations\n";
20 373
          return TCL ERROR;
    374 }
    375
    376
             Tcl HashEntry *p = Tcl FindHashEntry(&sched
    _hash,argv[1] ) ;
25 377 if (p != 0) {
        unsigned v;
    378
           sscanf(argv[2] , "%d", &v);
    379
    380
           sysgen *sys = (sysgen *) Tcl GetHashValue(p);
    381
30
   382
         while (v--)
    383
            sys->run(*glbClk);
    384
```

```
385 }
   386
   387 return TCL_OK;
   388}
 5 389
   390 //-----
   ---//
   391 int VhdlSchedule(ClientData,Tcl _Interp *interp,
   intargc, char
       **argv) {
10
   392
   393 if((argc != 2)) {
         interp->result= "Usage:_vhdls_schedule\n";
   394
   395
       return TCL ERROR;
15 396 }
   397
   398
             Tcl HashEntry*p = Tcl FindHashEntry(&sched
   _hash,argv[1] ) ;
   399 if(p != 0) {
20 400
        sysgen *sys = (sysgen *) Tcl_GetHashValue(p);
   401
         sys->vhdlook();
   402 }
   403
   404 return TCL_OK;
25 405}
   406
   ---//
   408
         int
             ListParameter(ClientData,Tcl Interp*interp,int
30 argc, char
       **argv) {
   409 if((argc > 2)) {
```

```
interp->result= "Usage: listp ?parameter?\n";
    410
         return TCL_ERROR;
    411
    412 }
    413
   414 char *match = 0;
    415
        if(argc == 2) {
         match = argv[1] ;
    416
    417 }
    418
10
   419
        if(match) {
                                   Tcl HashEntry
    420
                                                          *p=
    Tcl FindHashEntry(&doubles hash,argv[1]);
         if(p!=0) {
    421
    422
15
   Tcl AppendElement(interp,Tcl GetHashKey(&doubles hash,p));
    423
   424 }
         else{
    425
          Tcl HashSearchk;
   426
                                     Tcl HashEntry
20 Tcl_FirstHashEntry(&doubles_hash,k&);
         while (p != 0) {
   427
   428
   Tcl_AppendElement(interp,Tcl_GetHashKey(&doubles hash,p));
   429
           p = Tcl_NextHashEntry(&k);
25
   430
   431 }
   432
   433
        return TCL OK;
   434}
30 435 //-----
   ---//
```

```
int
               SetParameter(ClientData, Tcl Interp *interp,
    intargc, char
        **argv) {
    437 if((argc != 3)) {
   438
          interp->result= "Usage:_setp_parameter value\n";
    439
         return TCL ERROR;
    440 }
    441
    442
                          Tcl HashEntry
                                                *p
   Tcl_FindHashEntry(&doubles hash, argv[1]);
    443 if (p != 0) {
    444 double v;
        sscanf(argv[2] , "%lf", &v);
    445
    446
         double *q = (double *) Tcl GetHashValue(p);
15 447
         *q = v;
    448 }
    449
    450
        return TCL OK;
    451}
20 452
    453 //----
    ---//
         int ReadParameter(ClientData,Tcl_Interp *interp,int
   argc, char
       **argv) {
25
   455 if (argc != 2) {
   456
          interp->result= "Usage: readp parameter\n";
   457
         return TCL ERROR;
   458 }
30
   459
   460
                         Tcl HashEntry
                                               *p
   Tcl_FindHashEntry(&doubles hash,argv[1]);
```

```
if(p != 0) {
     461
          double *q = (double *) Tcl_GetHashValue(p);
     462
     463
          strstreamN;
    464
          N << *q << ends;
 5 465
           Tcl_AppendElement(interp,N.str());
    466 }
    467
    468
         return TCL OK;
    469}
10 470
    472 int ListAttribute(ClientData,Tcl _Interp *interp,int
    argc, char
15
        **argv) {
    473 if((argc > 2)) {
           interp->result= "Usage:_lista_?attribute?\n";
    474
    475
          return TCL ERROR;
    476 }
   477
20
    478
        char *match = 0;
    479
         if(argc == 2) {
    480
          match = argv[1] ;
    481 }
25 482
    483
         if(match) {
    484
                                     Tcl HashEntry
    Tcl_FindHashEntry(&attr_hashfunc,argv[1]);
    485
          if(p!=0) {
30 486
   Tcl_AppendElement(interp,Tcl_GetHashKey(&attr_hashfunc,p));
          }
   487
```

```
488 } else{
    489
           Tcl_HashSearchk;
                Tcl_HashEntry *p= Tcl _FirstHashEntry(&attr
    490
    _hashfunc,&k);
 5 491
          while (p != 0) {
    492
    Tcl_AppendElement(interp,Tcl_GetHashKey(&attr_hashfunc,p));
           p = Tcl_NextHashEntry(&k);
    493
    494
          }
10
   495 }
    496
    497 return TCL_OK;
    498}
    499
15 500 //----
    ---//
    501
                SetAttribute(ClientData,Tcl_Interp
          int
                                                    *interp,
    intargc, char
        **argv) {
20
    502 if((argc != 3)) {
          interp->result= "Usage:_seta_attribute_value\n";
    503
    504
         return TCL_ERROR;
    505 }
    506
25 507
                               Tcl_HashEntry
                                                        *pf=
   Tcl_FindHashEntry(&attr_hashfunc,argv[1]);
   508
                               Tcl HashEntry
                                                        *pi=
   Tcl_FindHashEntry(&attr_hashint,argv[1]);
   509
30 510
        if(pf != 0) {
          int n = (int) Tcl_GetHashValue(pi);
   511
   512
         double v;
```

```
sscanf(argv[2] ,"%lf",&v);
    513
           //call member func
    514
           functorlist[(int)Tcl_GetHashValue(pf)](n,v);
    515
    516 }
 5 517
    518 return TCL_OK;
    519}
    520
    521 //----
10
   ----//
                SetLineStyle(ClientData,Tcl_Interp *interp,
    522 int
    intargc, char
        **argv) {
    523 if((argc != 2)) {
          interp->result= "Usage:_lines 1/0\n";
15 524
    525
         return TCL_ERROR;
    526 }
    527
    528
        int v;
20 529 sscanf(argv[1] ,"%d", &v);
    530 if (v != 0)
    531
        graphLines= 1;
    532 else
   533
          graphLines= 0;
25
   534
   535
        return TCL OK;
   536}
   537
30 //
   539 int Testbenches (ClientData, Tcl_Interp *interp,intargc,
   char
```

```
**argv) {
    540
         if((argc != 2)) {
    541
           interp->result= "Usage:_testb_1/0\n";
    542
          return TCL_ERROR;
  5 543 }
    544
    545
        int v;
    546 sscanf(argv[1] , "%d", &v);
    547 if (v != 0)
10
    548
           qtb::glbDisableTestbenches=0;
    549
         else
    550
           qtb::glbDisableTestbenches=1;
    551
    552
         return TCL OK;
15 553}
    554
    555 //----
    --//
    556 int OCAPIHelp(ClientData, Tcl_Interp *interp,int, char
20 **) {
    557 Tcl_AppendElement(interp,"Available_OCAPI-
        related_commands:\n");
    558
    Tcl_AppendElement(interp, "listq_?queue_name?_____
25
       List queue(s)\n");
   559 Tcl_AppendElement(interp, "statq_?queue_name?_____
        Queue(s)_statistics\n");
30
   560
   Tcl_AppendElement(interp,"readq_queue_name_
```

```
Return queue contents\n");
    561
    Tcl_AppendElement(interp, "getq__queue_name_____
         Return _and_empty_queue_contents\n");
  5
    562
    Tcl_AppendElement(interp,"putq__queue_name_value____
         Add value_to_queue\n");
    563 Tcl_AppendElement(interp, "plotq_queue_name_?...?____
10
         Display_queue_contents_graphically\n");
    564 Tcl_AppendElement(interp,"scatq_queue_name_queue_name_
         Display_queue_contents_graphically\n");
15
    565 Tcl_AppendElement(interp, "traceq_?tracenum_queue_name?
         Trace_writes_to_the_queue\n");
    566 Tcl_AppendElement(interp, "clearq_____
20
         Clears_contents_of_queues\n");
    567
    Tcl_AppendElement(interp, "lists_?schedule_name?_____
25
        List_available schedules\n");
    568
   Tcl_AppendElement(interp,"runs_schedule_name_iter_____
        Runs_iter_iterations_of_a_schedule\n");
30
   569
   Tcl_AppendElement(interp,"vhdls_schedule_name_____
```

```
Dumps_VHDL_code for a schedule\n");
    570 Tcl_AppendElement(interp, "listp_?parameter_name?_____
         List parameters\n");
 5 571 Tcl_AppendElement(interp,"setp_parameter_name_value___
        List_parameters\n");
    572 Tcl_AppendElement(interp, "readp parameter name
10
        Return _Variable Contents\n");
    573
    Tcl_AppendElement(interp, "lista_?attribute_name?_____
        List attributes\n");
15 573 Tcl_AppendElement(interp,"seta_attribute_name_value___
        Set attribute\n");
    574 Tcl_AppendElement(interp, "lines_1/0_____
20
        Turns_on/off line drawing\n");
   575 Tcl_AppendElement(interp,"testb_1/0____
        Disables test benches\n");
   577 return TCL OK;
25 578}
   579
   580 //----
   //
   581 // intialization and command definition
  582 int AppInit(Tcl _Interp *interp) {
30
   583
   584 if( Tcl_Init(interp) ==TCL ERROR)
```

```
585
          return TCL_ERROR;
    586
    587#ifdef MAKE WISH
    588
         if(Tk Init(interp) ==TCL ERROR)
 5 589
          return TCL ERROR;
    590#endif
    591
    592
         create_queue _hash();
    593
          Tcl CreateCommand(interp, "listq", ListQueue,
10 594
                                                             NULL,
    NULL);
    595
          Tcl CreateCommand(interp, "statq", StatQueue,
                                                             NULL,
    NULL);
    596
          Tcl CreateCommand(interp, "readq", ReadQueue,
                                                             NULL,
15 NULL);
    597
         Tcl CreateCommand(interp, "getq", GetQueue,
                                                             NULL,
    NULL);
    598
          Tcl_CreateCommand(interp, "putq", PutQueue,
                                                             NULL,
    NULL);
          Tcl CreateCommand(interp, "plotq", PlotQueue,
20 599
                                                            NULL,
    NULL);
    600
          Tcl_CreateCommand(interp, "scatq", ScatQueue,
                                                            NULL,
    NULL);
    601
          Tcl_CreateCommand(interp, "traceq", TraceQueue,
                                                            NULL,
25 NULL);
    602
          Tcl CreateCommand(interp, "clearq", ClearQueue,
                                                            NULL,
    NULL);
    603
    604
          Tcl CreateCommand(interp, "lists", ListSchedule, NULL,
30 NULL);
    605
          Tcl_CreateCommand(interp, "runs", RunSchedule,
                                                            NULL,
    NULL);
```

```
Tcl_CreateCommand(interp, "vhdls", VhdlSchedule, NULL,
     606
     NULL);
     607
           Tcl_CreateCommand(interp, "listp", ListParameter, NULL,
     608
  5 NULL);
          Tcl_CreateCommand(interp, "setp", SetParameter, NULL,
     609
    NULL);
           Tcl_CreateCommand(interp, "readp", ReadParameter, NULL,
     610
    NULL);
10
    611
           Tcl_CreateCommand(interp, "lista", ListAttribute, NULL,
    612
    NULL);
          Tcl_CreateCommand(interp, "seta", SetAttribute, NULL,
    613
    NULL);
15 614
          Tcl_CreateCommand(interp, "testb", Testbenches,
    615
                                                         NULL,
    NULL);
          Tcl_CreateCommand(interp, "lines", SetLineStyle,
    616
                                                         NULL,
    NULL);
20 617
         Tcl_CreateCommand(interp,"OCAPI",OCAPIHelp,
                                                         NULL,
    NULL);
    618
    619
         return TCL OK;
    620}
25 621
    622
    623 //----
    ----//
   624
30 625 interpreter & operator<<( interpreter &p, sysgen &s ) {
   626 p.add(s);
   627
        return p;
```

```
628}
     629
     630 interpreter & operator<<( interpreter &p, clk &ck) {
         glbClk= &ck;
     631
    632 return p;
     633}
     634
    635 void interpreter::observe(double &v,char *name) {
     636
          int present;
10 637
          Tcl_SetHashValue(Tcl_CreateHashEntry(&doubles_hash,na
          me,
           &present),(char*) &v);
    638}
    639
15
    640
                                                             void
    interpreter::obsAttr(Callback2wRet<int,double,int>f,int
        n, char *name) {
    641 int present;
    642 functorlist [numfunctors++]=f;
20 643
         if(numfunctors>100) {
           cerr<< "***_ERROR:_max_num_functors exceeded\n";</pre>
    644
    645
           exit(0);
    646 }
         Tcl_SetHashValue(Tcl_CreateHashEntry(&attr_hashfunc,n
25
         ame,
         &present), (char *)numfunctors-1);
         Tcl_SetHashValue(Tcl_CreateHashEntry(&attr_hashint,na
    648
         me,
         &present), (char *)n);
30 649}
    650
   651 interpreter::interpreter() {
```

```
Tcl _InitHashTable(&sched_hash,TCL_STRING_KEYS);
    652
    653
         Tcl _InitHashTable(&doubles_hash, TCL STRING KEYS);
         Tcl InitHashTable(&attr hashfunc, TCL STRING KEYS);
    654
    655
         Tcl InitHashTable(&attr hashint, TCL STRING KEYS);
 5
    656
         numfunctors= 0;
    657
         traces[0] = &trace0;
                                tracedqueue[0] = &nilFB;
         traces[1] = &trace1;
                                tracedqueue[1] = &nilFB;
    658
                                tracedqueue[2] = &nilFB;
    659
         traces[2] = &trace2;
    660
        traces[3] = &trace3;
                                tracedqueue[3] = &nilFB;
10
    661
         traces[4] = &trace4;
                               tracedqueue[4] = &nilFB;
    662
         traces[5] = &trace5;
                                tracedqueue[5] = &nilFB;
         traces[6] = &trace6;
                                tracedqueue[6] = &nilFB;
    663
    664
         traces[7] = &trace7;
                                tracedqueue[7] = &nilFB;
    665}
   666
15
    667 void interpreter::add(sysgen &s) {
         int present;
         Tcl_SetHashValue(Tcl_CreateHashEntry(&sched hash,s.get
    669
      name(),
20
        &present), (char *) &s);
    670}
    671
    672 void interpreter::go(intargc,char **argv) {
    673#ifdef MAKE_WISH
    674 Tk Main(argc, argv, AppInit);
    675#else
         Tcl_Main(argc,argv, AppInit);
    677#endif
    678
   679}
30
    680
    681
```

5.3 driver/sys.cxx

```
1 // sys.cxx
     2 // All rights reserved -- Imec 1998
 5
     3 // @(#)sys.cxx 1.5 98/03/31
     5#include "qlib.h"
     6#include "hshake.h"
10
     7#include "driver.h"
     8#include "sys.h"
    10 double glbQPSK
                         = 0.; // for QPSK -> 1
                         = 0.; // for Diff Enc-> 1
    11 double glbDiff
15 12 double glbT1
                            0.;
    13 double glbT2
                            0.;
    14 double glbT3
                         = 0.;
    15 double glbT20
                         = 0.;
   16 double glbNoiseLevel= 0.;
20 17 double glbADWbits
                            10.;
   18 double glbADLbits
                             6. ;
   19
   20 int main(int argc, char **argv) {
   21
25
   22
       LOADTYPES ( ../rx/TYPEDEF);
   23
   24
        //global synchronous clock
   25
        clkck;
   26
30
   27
        //-----
   28
        //
   29
        //byte source
```

```
30
          //
         FBQ( tx _bytes );
     31
          pseudorn _gen GEN_RN("gen_rx",
     32
     33
                       tx_bytes);
     34
     35
          sysgen GEN("GEN");
     36
         GEN << GEN RN;
     37
     38
 10
     39
          //
          //transmitter
     40
          //
     41
    42
       FBQ( tx_rnd bytes) ;
15
        FBQ(tx_symbols
    43
        FBQ( tx_dif_symbols);
    44
    45
        FBQ( tx ival
    46
        FBQ( tx_qval
    47
        FBQ( tx_sig
        FBQ( tx_sig_quant) ;
20
    48
    49
    50
         rnd
                   TX_RND ("tx_derandm",
    51
                    tx bytes,
                    tx_rnd_bytes);
    52
25
    53
         tuplelize TX_TUPLE("tx_tuple",
    54
                   tx_rnd_bytes,
    55
                   tx_symbols,
    56
                   glbQPSK);
         diffenc TX_DIFFE("tx_diffe",
    57
30
    58
                   tx_symbols,
                   tx_dif_symbols,
    59
    60
                   glbQPSK,
```

```
61
                    glbDiff);
    62
        map
                   TX_MAP ("tx_map",
                    tx_dif_symbols,
    63
    64
                    tx_ival,
 5
    65
                    tx_qval,
    66
                    glbQPSK);
    67
                   TX_SHAPE("tx_shape",
         shape
    68
                    tx_ival,
    69
                    tx_qval,
10
    70
                    tx_sig);
    71
         ad
                   TX_AD ("tx_ad",
    72
                    tx_sig,
    73
                    tx_sig_quant,
    74
                    glbADWbits,
15
    75
                    glbADLbits);
    76
    77
         sysgen TX("TX");
    78
        TX << TX_RND;
    79
        TX << TX TUPLE;
20
    80
        TX << TX_DIFFE;
    81
        TX << TX MAP;
        TX << TX_SHAPE;
    82
    83
        TX << TX_AD;
    84
25
    85
    86
         //
         //channel
    87
         //
    88
30
    89
        FBQ( chan_isi);
    90
        FBQ(chan_out);
    91
```

```
CHAN_FIR("chan_fir",
    92
         fir
                    tx_sig_quant,
    93
                    chan isi,
    94
                    glbT1,
    95
    96
                    glbT2,
    97
                    glbT3,
    98
                    glbT20);
    99
                   CHAN_NOISE("chan_noise",
    100
         noise
10
    101
                      chan_isi,
                      chan out,
    102
                      glbNoiseLevel);
    103
    104
    105
         sysgen CHAN("CHAN");
15 106 CHAN << CHAN FIR;
    107 CHAN << CHAN_NOISE;
    108
    109
20
        //
    110
    111
        //receiver
    112
         11
    113 FBQ(rx_constel mode);
    114 FBQ(rx_lms_i);
25 115 FBQ(rx lms q);
    116 FBQ(rx_symtype);
         lmsff RX_LMSFF("lmsff",
    117
    118
                ck,
    119
                rx_constel_mode,
30
    120
                chan_out,
    121
    122
                rx_lms_i,
```

```
123
                rx_lms_q,
     124
                rx symtype
     125
               );
     126
    127 RX_LMSFF.setAttr (lmsff::FWLENGTH,
     128 RX LMSFF.setAttr (lmsff::STEP PAR,
     129 RX LMSFF.setAttr (lmsff::P0,
                                              -0.2*2.0);
     130 RX_LMSFF.setAttr (lmsff::P1,
                                              0.7*2.0);
     131 RX_LMSFF.setAttr (lmsff::P2,
                                              0.7*2.0);
10
    132 RX_LMSFF.setAttr (lmsff::P3,
                                              -0.2*2.0);
     133 RX_LMSFF.setAttr (lmsff::REF,
                                              3.0
     134 RX_LMSFF.setAttr (lmsff::INIT
                                                      ) ;
    135 RX_LMSFF.setAttr (lmsff::SPS_PAR,
    136
15
    137 FBQ(rx_symtype_at);
    138 FBQ( rx diff mode);
    139 FBQ(rx symbol);
         demap RX_DEMAP("demap",
    141
                ck,
20
    142
                rx_symtype,
    143
                rx_diff_mode,
    144
                rx_lms i,
    145
                rx_lms q,
    146
25
    147
               rx_symtype at,
    148
               rx_symbol
    149
               ) ;
    150
    151 RX_DEMAP.setAttr (demap::DEBUGMODE,0);
   152 RX_DEMAP.setAttr (demap::REF,3.0);
30
    153
    154 FBQ( rx_syncro);
```

```
155 FBQ( rx_byte _rnd);
         detupleRX_DETUPLE("detuple",
    157
                    ck,
    158
                    rx_symbol,
   159
                    rx_symtype _at,
    160
    161
                    rx_byte _rnd,
                    rx_syncro
    162
                   ) ;
    163
10
    164
    165 RX_DETUPLE.setAttr (detuple:D:EBUGMODE,0);
    166
    167 FBQ( rx_byte_out);
    168 FBQ( rx_sync_out);
15
    169
         derandRX DERAND ("derand",
    170
                  ck,
    171
                  rx_byte_rnd,
    172
                  rx syncro,
    173
20
   174
                  rx_byte_out,
    175
                 rx_sync_out
    176
                 ) ;
    177
    178 RX_DERAND.setAttr (derand::DEBUGMODE,0
25 179 RX_DERAND.setAttr (derand::SEED,
                                               0x3f);
    180 RX DERAND.setAttr (derand::BYPASS,
                                                   ) ;
    181
    182 sysgen RX_UT("RX_UT");
    183 RX_UT << RX_LMSFF;
   184 RX_UT << RX_DEMAP;
    185 RX_UT << RX_DETUPLE;
    186 RX_UT << RX_DERAND;
```

í

```
187
     188 //----clocktrue definition
          handshake hsk1("h1",ck);
     190
          handshake hsk2("h2",ck);
          handshake hsk3("h3",ck);
     191
     192
     193
          rx_lms_i.sethandshake(hsk1);
          rx_symbol.sethandshake(hsk2);
     194
          rx_byte_rnd.sethandshake(hsk3);
     195
 10
     196
     197 RX_LMSFF
                   .define();
     198 RX_DEMAP
                   .define();
     199 RX_DETUPLE.define();
    200 RX_DERAND .define();
 15
    201
    202
         sysgen RX_TI("RX_TI");
    203
         RX_TI << RX_LMSFF
                              .fsm();
    204
         RX TI
                << RX DEMAP
                              .fsm();
    205
         RX_TI
                << RX_DETUPLE.fsm();
20
    206
         RX TI
                << RX_DERAND .fsm();
    207
    208 //--- iopad definition
         dfix T_byte(0,8,0);
    209
         RX_TI.inpad(chan_out,
    210
                                     T(T_sample_lms));
25
    211
         RX_TI.inpad(rx_diff_mode,
                                     T bit);
         RX_TI.inpad(rx_constel_mode,T_bit);
    212
    213
        RX_TI.outpad(rx_byte_out,
                                     T_byte);
    214
        RX_TI.outpad(rx_sync_out,
                                     T bit);
    215
30 216 //--- insert clear registersstate
   217 RX LMSFF
                  .fsm().clear_regs();
   218 RX_DEMAP
                 .fsm().clear_regs();
```

```
219 RX DETUPLE.fsm().clear_regs();
    220 RX DERAND .fsm().clear_regs();
    221
    222 //--- testbench generator for this clocktrue model
 5 223 RX_LMSFF .fsm().tb _enable();
    224 RX DEMAP .fsm().tb enable();
    225 RX DETUPLE.fsm().tb enable();
    226 RX DERAND .fsm().tb _enable();
         RX TI
                        .tb _enable();
    227
        RX TI
                        .generate();
10
   228
    229
    230
    231 //
   232 //interpreter
15
        //
    233
    234 interpreter P;
    235 P << GEN;
    236 P << TX;
20 237 P << CHAN;
    238 P << RX_UT;
    239 P << RX TI;
    240 P << ck;
    241
  242 P.observe(glbQPSK
                              , "QPSK"
                                            ) ;
    243 P.observe(glbT1
                              ,"T1"
                                            ) ;
    244 P.observe(glbT2
                              , "T2"
                                            ) ;
    245 P.observe(glbT3
                              ,"T3"
                                            ) ;
    246 P.observe(glbT20
                              ,"T20"
                                            ) ;
   247 P.observe(glbNoiseLevel, "NoiseLevel");
    248 P.observe(glbADWbits ,"ADWbits"
    249 P.observe(glbADLbits , "ADLbits"
                                            ) ;
```

```
250 P.observe(glbDiff
                               , "DiffEnc"
    251
    252 P.ATTRIBUTE(lmsff , RX_LMSFF , FWLENGTH , lmsff_fwlen) ;
    253 P.ATTRIBUTE(lmsff ,RX LMSFF
                                     ,STEP PAR , lmsff step) ;
                                                ,lmsff_p0 );
 5 254 P.ATTRIBUTE(lmsff ,RX LMSFF ,P0
    255 P.ATTRIBUTE(lmsff ,RX LMSFF ,P1
                                                ,lmsff p1 );
    256 P.ATTRIBUTE(lmsff ,RX LMSFF ,P2
                                                ,lmsff p2 );
    257 P.ATTRIBUTE(lmsff , RX LMSFF , P3
                                                ,lmsff p3 );
    258 P.ATTRIBUTE(lmsff ,RX LMSFF
                                      , INIT
                                                ,lmsff_init) ;
   259 P.ATTRIBUTE (derand, RX DERAND , SEED
                                                ,derand seed) ;
    260 P.ATTRIBUTE (derand, RX DERAND , BYPASS
                                                ,derand bypass);
    261
    262 P.go(argc, argv);
    263
15
   264}
    265
           driver/sys.h
       5.4
20
     1#infdef
               SYS_H
     2#define
               SYS H
     3
     4
     5 // @(#)sys.h 1.3 98/03/27
25
     6
     7#include "Callback2wRet.h"
     8
     9#define ATTRIBUTE(CLASS, INST, PARM, NAME) \
         obsAttr(make_callback((Callback2wRet<int,double,int>0
    10
30
         &INST, CLASS::setAttr), CLASS::PARM, #NAME)
    11
```

```
12
     13
                                                           //
     P.obsAttr(make_callback((Callback2wRet<int,double,int> *)0,
    &RX_LMSFF,lmsff::setAttr),lmsff::FWLENGTH,"lmsff_fwlen");
     14
     15#define DEBUGQ(A) FBQ(A); FBQ(db_##A); A.asDup(db_##A);
     16
    17#include "../tx/rnd.h"
 10 18#include "../tx/tuplelize.h"
    19#include "../tx/diffenc.h"
    20#include "../tx/map.h"
    21#include "../tx/shape.h"
    22#include "../tx/ad.h"
15 23#include "../chan/fir.h"
    24#include "../chan/noise.h"
    25#include "../rx/lmsff.h"
    26#include "../rx/demap.h"
    27#include "../rx/detuple.h"
20 28#include "../rx/derand.h"
    29
    30#endif
25
      6
          Receiver Code
      6.1 rx/demap.h
    1//----
30
    2 // COPYRIGHT
```

```
3 // =======
    4 //
    5 // Copyright 1996 IMEC, Leuven, Belgium
    6 //
5 7 // All rights reserved.
    8 //
    9//----
   10 // Module:
10 11 //
           MAP
   12 //
   13 // Purpose:
   14 // Mapping of QAM16/QPSK constellations to symbols
   @(#)demap.h
15
        1.5 98/03/30
   15 //
   16 // Author:
   17 // Patrick Schaumont/ Radim Cmar
   18//-----
20
   19
   20#infdef DEMAP_H
   21#define DEMAP H
   22
25 23#include "qlib.h"
   24#ifdef I2C
   25#include "i2c_master.h"
   26#include "i2c_slave.h"
   27#endif
30 28#include "macros.h"
   29#include "typedefine.h"
   30
```

```
31 classdemap : public base{
     32 public:
     33
     34
           clk& _ck;
     35#ifdef I2C
     36
           i2c_slave _slave;
     37#endif
     38
         PRT(symtype_in);
         PRT(diff_mode);
     39
 10
     40
         PRT(i in);
     41
         PRT(q_in);
         PRT(symtype_out);
     42
         PRT(symbol_out);
     43
     44
          ctlfsm _fsm;
 15
     45
     46 public:
         enum {DEBUGMODE, REF};
         enum {QAM16, QPSK};
     48
     49
          intdebug_mode;
20
    50
          double ref;
    51
    52
          demap(char *name,
    53
                clk& clk,
    54
               _PRT(symtype_in),
25
               _PRT(diff_mode),
    55
    56
               _PRT(i_in),
               _PRT(q_in),
    57
               _PRT(symtype_out),
    58
    59
              _PRT(symbol_out) ) ;
30
    60
    61
         "demap();
         int setAttr(intAttr, double v=0);
    62
```

```
63
         int decide (dfix constel, dfixest);
         int run();
    64
    65
         void define();
    66
         ctlfsm & fsm();
 5 67#ifdef I2C
         i2c_slave&slave();
    68
    69#endif
    70
    71 };
   72
10
    73#endif
       6.2 rx/demap.cxx
15
     2 // COPYRIGHT
     3 //
           =======
     4 //
20
     5 // Copyright1996 IMEC, Leuven, Belgium
     6 //
     7 //
          Allrights reserved.
     8 //
25
    10 // Module:
    11 //
              MAP
    12 //
    13 // Purpose:
30
                Mapping of QAM16/QPSKconstellations to symbols
    @(#)demap.cxx 1.8 98/0*
     *4/07
```

```
15 //
    16 // Author:
    17 //
              Radim Cmar
    ----
    19
    20
    21#include "demap.h"
    22#include "trans.h"
10 23
    24 // QAM16
    25 static int vIQMap16[4] [4] = {
    26 { 15,14, 10, 11},
    27 { 13,12, 8, 9},
15 28
       { 5 , 4, 0, 2},
    29
        {7,6,1,3}};
    30
    31 // QPSK
    32 static int vIQMap4[2] [2] = {
20 33 { 3,2}, {1, 0}};
    34
    35 demap::demap(char *name,
    36
                   clk& clk,
    37
                    _PRT(symtype_in),
25
    38
                    _PRT(diff mode),
    39
                    _PRT(i_in),
    40
                    _PRT(q_in),
    41
                    _PRT(symtype_out),
    42
                    _PRT(symbol_out)
30
   43
                  ) : base(name),
    44
         _ck(clk),
    45#ifdef I2C
```

```
_slave(strapp(name,"_i2c_host")),
      46
     47#endif
     48
           IS_SIG(symtype_in,T_bit),
           IS_SIG(diff_mode,T_bit),
     49
  5
           IS_SIG(i_in,T_float),
     50
     51
           IS_SIG(q_in,T_float),
           IS_REG(symtype_out,_ck, T_bit),
     52
           IS_REG(symbol_out,_ck, T_float)
     53
     54 {
 10
     55
           IS _IP(symtype_in);
          IS _IP(diff_mode);
     56
     57
          IS _IP(i_in);
          IS _IP(q_in);
     58
          IS_OP(symtype_out);
     59
 15
     60
          IS_OP(symbol out);
     61
     62
          debug mode= 0;
     63 }
     64
    65 demap::"demap() {
20
    66 }
    67
    68 int demap::setAttr(intAttr,double v) {
          switch(Attr) {
    69
25
    70
         case REF:
    71
            ref= v; break;
    72
         case DEBUGMODE:
          debug_mode = (int) v; break;
    73
    74
        }
30
    75
         return 1;
    76 }
    77
```

```
79
    80 int demap::run() {
    81
    82
         int thissym;
    83
         int ik, qk;
         int n ik, n qk;
    84
         static int ik_at= 1;
    85
         static int qk_at= 1;
10
    86
    87
         if( (FBID(i_in).getSize() <1) | |</pre>
    88
              (FBID(q in).getSize() <1) | |
    89
    90
              (FBID(symtype_in).getSize() <1) |
              (FBID(diff mode).getSize() <1)
15
    91
    92
    93
          return 0;
    94
         dfix vi = FBID(i_in).get();
    95
         dfix vq = FBID(q_in).get();
20
    96
    97
         dfix constel = FBID(symtype in).get();
    98
         dfix diffdec= FBID(diff_mode).getIndex(0);
    99
    100
         int indi = decide(constel,vi);
25
    101
         int indq = decide(constel,vq);
    102
    103
         if( constel== QAM16) {
    104
           thissym= vIQMap16[indi][indq] ;
    105 }
           else{
30
   106
           thissym= vIQMap4[indi][indq];
    107 }
    108 int thissym0 = thissym;
```

```
109
      110
      111
           if( diffdec== 1) {
             if(constel == QAM16) {
     112
     113
                ik = (thissym>> 3) &1;
     114
                qk = (thissym>>
                                 2) &1;
     115
                                                              n ik=
     ((("(ik^qk))&(ik^ik_at))|((ik^qk)&(qk^qk_at)))&1;
     116
                                                              n_qk=
     ((("(ik^qk))&(qk^qk_at))|((ik^qk)&(ik^ik_at)))&1;
 10
     117
                ik_at= ik;
               qk_at= qk;
     118
                 thissym = (n_ik << 3) + (n_qk << 2) + (thissym &
     119
     3);
 15
     120
           } else {
     121
     122
               ik = (thissym>>
                                 1) &1;
     123
               qk = (thissym
                                 ) & 1;
     124
                                                             n_ik=
    ((("(ik^qk))&(ik^ik_at))|((ik^qk)&(qk^qk_at)))&1;
20
    125
                                                             n_qk=
    ((("(ik^qk))&(qk^qk_at))|((ik^qk)&(ik^ik_at)))&1;
    126
               ik_at= ik;
    127
               qk_at= qk;
25
    128
               thissym = (n_ik <<1) + (n_qk)
                                                ) ;
    129
          }
    130 }
    131
    132
         if (debug mode)
         cout<< "_constel:_"<<constel
30
   133
    134
             << "_i:_"<<vi
    135
             << "_q: "<<vq
```

```
<< " thissym0: "<<thissym0
    136
             << "_ik:_"<<ik
    137
             << " qk: "<<qk
    138
             << "_n_ik:_"<<n_ik
    139
             << " n qk: "<<n qk
   140
             << " thissym: "<<thissym<<endl;
    141
    142
    143 FBID(symbol_out) << (thissym);</pre>
    144 FBID(symtype out) << (constel);
10
   145
    146
         return 1;
    147}
    148
    149 int demap::decide(dfix constel,dfix est) {
         double c = ref/3;
15 150
    151
         if(constel== QAM16) {
           if(est > dfix(2*c))
    152
    153
            return 3;
           else if (est > dfix(0))
    154
20
   155
           return 2;
    156
           else if (est > dfix(-2*c))
    157
            return 1;
    158
           else
    159
            return 0;
25 160 }
           else{
    161
           if(est > dfix(0.))
    162
            return 1;
    163
           else
   164
            return 0;
30 165 }
   166}
   167
```

```
169
    170 ctlfsm & demap::fsm() {
 5 171 return fsm;
    172}
    173
    174#ifdef I2C
    175 i2c_slave & demap::slave() {
10 176 return _slave;
    177}
    178#endif
    179
    180 void demap::define() {
15 181
        int i;
    182
    183
         dfixT_2bit(0,2,0,dfix::tc);
    184
         dfixT_cnt(0,3,0,dfix::ns); // symbol counter upto
    4
20 185
        dfixT_symb(0,4,0,dfix::ns);
                                        // symbol type 0..15
    186
    187 PORT_TYPE(i_in,T(T_sample_demap));//user type
    188 PORT_TYPE(q_in,T(T sample demap) );//user type
    189 PORT_TYPE(symbol_out,T_symb);
25
   190
    191 FSM (fsm);
    192
         INITIAL(rst);
    193 STATE (phase1);
    194 STATE(phase2);
30 195 STATE (phase3);
   196
   197 SIGCK(constelqam, _ck, T_bit);
```

```
198 SIGCK(diffdecod, _ck, T_bit);
     199 SIGCK(i_inp,_ck, T(T_sample_demap));
     200 SIGCK(q_inp,_ck, T(T_sample_demap));
     201 SIGW(indi, T_2bit);
    202 SIGW(indq, T_2bit);
     203 SIGCK(start_frame,_ck, T_bit);
         _sigarraymaps16("maps",16, &_ck, T_symb);
          _sigarraymaps4("maps",4 , &_ck,T_symb);
     206 SIGW(symb0, T_symb);
 10
    207 SIGW(symb1, T_symb);
     208 SIGW(ik, T_bit);
     209 SIGW(qk, T bit);
    210 SIGW(ik _1,T bit);
    211 SIGW(qk 1, T bit);
15 212 SIGCK(ik_at,_ck, T_bit);
    213 SIGCK(qk_at,_ck, T_bit);
    214 SIGW(ak, T_bit);
    215 SIGW(bk, T_bit);
    216
20
    217#ifdef I2C
         for(i = 0; i < 16; i++)
           slave.put(&maps16[i]);
    219
        for(i = 0; i < 4; i++)
    220
    221
           _slave.put(&maps4[i]);
   222#endif
25
    223
    224
    225 SFG(demap_allways);
    226
        GET (diff mode);
30
   227
          diffdecod= diff_mode;
   228
   229
```

```
230 SFG(demap_reset);
           for(i = 0; i < 16; i++)
    231
            maps16[i] = W(T symb, vIQMap16[i/4] [i%4]);
    232
    233
           for(i = 0; i < 4; i++)
    234
            maps4[i] = W(T symb, vIQMap4[i/2] [i%2]);
 5
    235
           setv(start frame, 0);
    236
           setv(ik at,0);
    237
           setv(qk at,0);
    238
10
    239
    240
    241 SFG(demap qam16);
    242
           double c = ref/3;
    243
            indi= (i_inp<= C(i_inp,-2*c) )c.assign(C(indi,0),</pre>
15
   244
                   (i_inp<= C(i_inp,0.0) )c.assign(C(indi,1),
    245
    (i_inp<=C(i_inp,+2*c))c.assign(C(indi,2),C(indi,3))));
    246
    247
            indq= (q_inp<= C(q_inp,-2*c) )c.assign(C(indq,0),</pre>
20
    248
                   (q_{inp} \leftarrow C(q_{inp}, 0.0)) c.assign(C(indq, 1),
    249
    (q_{inp} \leftarrow C(q_{inp}, +2*c))c.assign(C(indq, 2), C(indq, 3)));
    250
    251
   symb0 = ((indi == W(T_2bit, 0)) & (indq == W(T_2bit, 0))) . cassign(maps16[
    0],
    252
    ((indi==W(T_2bit,0))&(indq==W(T_2bit,1))).cassign(maps16[1],
    253
          ((indi==W(T 2bit,0))&(indq==W(T 2bit,2))).cassign(maps
30
       16[2],
          ((indi==W(T_2bit,0))&(indq==W(T_2bit,3))).cassign(maps
       16[3],
```

```
255
     ((indi==W(T_2bit,1))&(indq==W(T_2bit,0))).cassign(maps16[4])
     256
     ((indi==W(T_2bit,1))&(indq==W(T_2bit,1))).cassign(maps16[5]
     257
     ((indi==W(T_2bit,1))&(indq==W(T_2bit,2))).cassign(maps16[6])
 10
     258
     ((indi==W(T_2bit,1))&(indq==W(T_2bit,3))).cassign(maps16[7]
     259
     ((indi==W(T_2bit,2))&(indq==W(T_2bit,0))).cassign(maps16[8]
15
     260
     ((indi==W(T_2bit,2))&(indq==W(T_2bit,1))).cassign(maps16[9]
    261
    ((indi==W(T_2bit,2))&(indq==W(T_2bit,2))).cassign(maps16[10])
20
    ],
    262
    ((indi==W(T_2bit,2))&(indq==W(T_2bit,3))).cassign(maps16[11])\\
    ],
25
    263
    ((indi==W(T_2bit,3))&(indq==W(T_2bit,0))).cassign(maps16[12])\\
    ],
    264
    ((indi==W(T_2bit,3))&(indq==W(T_2bit,1))).cassign(maps16[13])
30
   ],
```

```
265
     ((indi==W(T_2bit,3))&(indq==W(T_2bit,2))).cassign(maps16[14])
     ],
     266
  5 maps16[15]
     267
            ))))))))));
     268
            ik_1= (start_frame).cassign(W(T_bit,0)i,k_at);
     269
           qk_1= (start_frame).cassign(W(T_bit,0)q,k_at);
     270
 10
    271
     272
           ik = cast(T_bit,symb0>> W(T_cnt,3) );
          qk = cast(T_bit,symb0>> W(T_cnt,2));
    273
           ak = (("(ik^qk)) & (ik^ik_1)) | ((ik^qk) & (qk^i))
    274
    qk_1));
          bk = (("(ik^qk)) & (qk^qk_1)) | ((ik^qk) & (ik^qk))
15
    275
    ik 1));
    276
           ik at=ik;
    277
           qk_at=qk;
    278
20
    279
          symb1 = (symb0 &W (T_symb,3))
    280
                           ((cast(T_symb,ak)
                                             <<W(T_symb,3))
                                                             ₩&
    (T_symb, 8) ) |
    281
                           ((cast(T_symb,bk) << W(T_symb,2))
                                                             &W
    (T_symb,4) ) ;
           symbol_out= (diffdecod).cassign(symb1,symb0);
25
    282
    283
    284
    285 SFG (demap qpsk);
    286
                             indi=
                                        (i_inp<
                                                     C(i_{inp,0})
   )c.assign(C(indi,0),C(indi,1));
30
   287
                             indg=
                                        (q_inp<
                                                    C(q inp, 0)
   )c.assign(C(indq,0),C(indq,1));
```

```
288
    289 symb0=((indi==W(T 2bit,0))&(indq==W(T 2bit,0)))
        .cassign(maps4[0],
    290
   ((indi==W(T 2bit,0))&(indq==W(T 2bit,1))).cassign(maps4[1],
    291
    ((indi==W(T 2bit,1))&(indq==W(T 2bit,0))).cassign(maps4[2],
    292
    maps4[3]
10
   293
           )));
    294
           ik 1= (start frame).cassign(W(T bit, 0), ik at);
    295
    296
           qk_1= (start_frame).cassign(W(T_bit,0),qk_at);
    297
   298
           ik= cast(T bit,symb0>> W(T bit,1) );
    299
          qk = cast(T_bit,symb0);
          ak = (("(ik^qk)) & (ik^ik_1)) | ((ik^qk) & (qk^i)) |
    300
    qk 1));
    301
          bk = (("(ik^qk)) & (qk^qk_1)) | ((ik^qk) & (ik^q))
   ik_1));
20
    302
           ik_at=ik;
    303
           qk_at=qk;
    304
    305
              symb1
                          ((cast(T_symb,ak) << W(T_symb,1))
                                                              &W
25
   (T symb, 2) ) |
    306
                  (cast(T_symb,bk) &W(T_symb,1) );
    307
           symbol_out= (diffdecod).cassign(symb1,symb0);
    308
    309
   310 SFG(demap in);
         GET(i in);
   311
        GET(q_in);
    312
```

```
313
          GET(symtype_in);
     314
           i_inp=i_in;
     315
           q_inp=q_in;
     316
           constelqam= "symtype_in;
  5
     317
           symtype_out= symtype_in;
     318
     319 SFG(demap_out);
     320
          PUT(symbol out);
     321
          PUT(symtype_out);
 10
     322
     323
     325
     326 DEFAULTDO (demap_allways);
15
    327 AT (rst) ALLWAYS
    328 DO(demap_reset)
    329
          GOTO (phase1);
    330
    331 AT (phase1) ALLWAYS
20
    332 DO(demap_in)
    333
         GOTO (phase2);
    334
    335 AT (phase2)ON (_cnd(constelqam))
    336
         DO (demap_qam16)
25
    337
         GOTO (phase3);
    338
    339 AT (phase2)ON ( !_cnd(constelgam))
    340
        DO(demap_qpsk)
    341
         GOTO (phase3);
30
    342
    343 AT (phase3) ALLWAYS
    344
         DO(demap_out)
```

```
GOTO (phase1);
     346
     347
     348#ifdef I2C
  5 349 _slave.attach(_fsm, *state_phase2,_ck);
     350#endif
     351
         _fsm.setinfo(verbose);
     352
    353   ofstream F0("demap_trans0.dot");
 10
    354 F0<<_fsm;
    355
         F0.close();
    356
         transform TRANSF(_fsm);
    357
    358 TRANSF.fsm_handshake1(_ck);
15
    359
    360 ofstream F("demap_trans.dot");
    361 F << _fsm;
    362 F .close();
    363 _fsm.setinfo(silent);
20
    364
    365 FSMEXP(typeName());
    366}
    367
25
       6.3 rx/derand.h
    2 // COPYRIGHT
    3 // =======
30
    4 //
    5 // Copyright 1996 IMEC, Leuven, Belgium
```

```
6 //
     7 // All rights reserved.
     8 //
     9//----
    10 // Module:
    11 //
          PRBS
    12 //
    13 // Purpose:
          De-randomises data usinga 6-bit or 15-bit
            Pseudo Random Binary Sequence. @(#)derand.h1.2
    15 //
    98/03/30
    16 //
   17 // Author:
15 18 // r cmar
   19 //
   20//----
   21
20 22#include "qlib.h"
   23#ifdef I2C
   24#include "i2c_master.h"
   25#include "i2c_slave.h"
   26#endif
25 27#include "macros.h"
   28#include "typedefine.h"
   29
   30#infdef DERAND H
   31#define DERAND_H
30
  32
   33 class derand : public base
   34 {
```

```
35
         public:
     36
     37
            clk & _ck;
     38#ifdef I2C
           i2c_slave _slave;
    39
     40#endif
     41
          PRT(byte_in);
     42
          PRT (syncro);
     43
          PRT(byte_out);
10
     44
          PRT(sync_out);
     45
           ctlfsm fsm;
     46
     47
          enum {SEED, BYPASS,DEBUGMODE};
     48
15
     49
           derand(char *name,
     50
                  clk& clk,
     51
                 _PRT(byte_in),
     52
                _PRT(syncro),
    53
                _PRT(byte_out),
20
    54
                _PRT(sync_out)
           ) ;
    55
    56
    57
          setAttr(int Attr, double v=0);
    58
          int run();
25
    59
         void define();
    60
         ctlfsm & fsm();
    61#ifdef I2C
    62
         i2c_slave &slave();
    63#endif
30
    64
    65
        public:
    66
         int bypass;
```

المراجع والمراجعة

```
67 int seed;
   68
       int debug;
   69 };
   70
 5 71#endif
     6.4 rx/derand.cxx
    1//----
10
    2 // COPYRIGHT
    3 //
        =======
    4 //
    5 // Copyright 1996 IMEC, Leuven, Belgium
15
    6 //
    7 // Allrights reserved.
    8 //
    9//----
20 10 // Module:
   11 //
         PRBS
   12 //
   13 // Purpose:
   14 // De-randomises data usinga 6-bit or 15-bit
25 15 //
          Pseudo Random Binary Sequence.@(#)derand.cxx1.8
   98/04/07
   16 //
   17 // Authors:
  18 // r cmar
30 19 //
  20//----
```

```
21
     22#include "derand.h"
     23#include "trans.h"
    24
 5 25 derand::derand(char *name,
    26
                      clk& clk,
    27
                      _PRT(byte_in),
    28
                      _PRT(syncro),
    29
                      _PRT(byte_out),
10
    30
                      _PRT(sync_out)
    31
                     ) : base(name),
    32
         ck(clk),
    33#ifdef I2C
          _slave(strapp(name, " i2c host")),
15 35#endif
    36
         IS_SIG(byte_in,T_8bit),
         IS_SIG(syncro, T bit),
    37
         IS_REG(byte_out,clk,T_8bit),
    38
    39
         IS_REG(sync_out,clk,T_bit)
20 40 {
         IS_IP(byte_in);
    41
    42
         IS_IP(syncro);
         IS_OP(byte_out);
    43
    44
         IS_OP(sync_out);
25
   45
    46
         bypass= 0;
    47
         seed= 0x3f;
    48
         debug= 0;
    49 }
30
   50
```

- - -

```
52
     53 int derand::setAttr(int Attr,double v)
     54 {
     55
          switch(Attr)
    56
     57
           case SEED:
     58
             seed= (int)v; break;
     59
           case BYPASS:
     60
           bypass = (int)v; break;
10
    61
           case DEBUGMODE:
    62
            debug = (int)v; break;
    63
        }
    64
          return 1;
    65 }
15
    66
    68
    69 int derand::run()
20 70 {
    71
        static unsigned shiftreq= 0;
    72
    73 #define BiT(k, n) ((k>> (n-1)) \& 1)
    74 #define MaSK(k, n) (k & ((1<< (n+1))-1))
25
   75
    76
                                     if((FBID(byte_in).getSize()
    <1) | | F(BID(syncro).getSize()<1))
    77
          return 0;
    78
        dfix data _in=FBID(byte _in).get();
30
   79
        dfix sync = FBID(syncro).get();
    80
    81
```

```
unsigned data = unsigned(data_in.Val());
    82
    83
        if(bypass == 0) {
    84
    85
          if(sync == dfix(1))
    86
            shiftreg= seed;
    87
    88
          unsigned mask = 0;
    89
    90
          int xbit;
          for(int k=0; k<8; k++) {
10 91
                    = BiT(shiftreg,5) ^ BiT(shiftreg,6);
    92
            shiftreg= MaSK(xbit | (shiftreg<< 1) ,6);</pre>
    93
                    = (mask<< 1) |xbit;
    94
            mask
         }
    95
15 96
          data ^= mask;
    97
    98 }
    99
    100 FBID(byte_out) <<dfix((double)(data) );</pre>
20 101 return 1;
    102}
    103
25 105
    106 ctlfsm & derand::fsm() {
    107 return _fsm;
    108}
    109
30 110#ifdef I2C
    111 i2c_slave & derand::slave() {
    112 return _slave;
```

```
113}
    114#endif
    115
    116 void derand::define() {
 5
    117
    118 dfix T_byte(0,8,0,dfix::ns);
         dfix T_sreg(0,16,0,dfix::ns);
    120 dfix T_num(0,4,0,dfix::ns); // to express constants
    0..15
10 121
    122 PORT_TYPE(byte_in,T_byte) ;  // 8 bits
    123 PORT_TYPE(byte_out,T_byte); // 8 bits
    124
    125 SIGW(mask, T byte);
                                        // 8 bits
15 126 SIGCK(shiftreg, _ck, T_sreg) ; // 16 bits
    127 SIGCK(seed, _ck, T_sreg) ;
                                        // 16 bits
    128 SIGCK(bypass, ck, T bit);
    129 _sigarray xbits("xbits",8+1, T bit);
    130 _sigarray shifts("shifts",8+1,T_sreg);
   131 _sigarray masks("masks",8+1, T_byte);
20
    132
    133#ifdef I2C
    134 _slave.put(&seed);
    135 _slave.put(&bypass);
25 136#endif
   137
   138 FSM( fsm);
   139 INITIAL(rst);
   140 STATE (phase1);
30
  141 STATE (phase2);
   142
   143 SFG( rnd reset);
```

```
144
           byte_out=W(T_byte,0);
     145
           seed
                    = W(T_sreg, 0x3f);
     146
           sync_out=W(T bit,0);
     147
           bypass = W(T_bit, 0);
    148
           shiftreg= W(T_sreg,0);
     149
     150
     151 SFG(rnd read);
          GET(byte_in);
     152
10
    153
          GET (syncro);
     154
    155
    156 #define BIT(s,k) cast(T_bit,s>> W(T_num,k-1))
    157 #define MASK(s,n) (s& W (T_sreg,(1<< (n+1))-1))
15
    158
    159 SFG(rnd prbs6);
    160
    161
                                    shifts[0]=
                                                        (syncro==W
    (T_bit,1)).cassign(seed,shiftreg);
20
    162
    163
          masks[0] = W(T byte, 0);
          for(int k=0; k<8; k++) {
    164
            xbits[k] = BIT(shifkt]s,5) ^BIT(shifts[k],6);
    165
         shifts[k+1] =MASK((cast(T_sreg,xbits[k])&W(T_sreg,1))|
    166
25
         shifts[k]W<<(T_num,1)),6);
    167
         masks[k+1] = (masks[k] << W(T_byte, 1)) |
         (cast(T_byte,xbits[k])&W(T_byte,1));
    168
          shiftreg= shifts[8] ;
    169
30
         mask = masks[8] ;
    170
    171
          byte_out= (bypass).cassign(byte_in,byte_in^mask);
    172
```

```
173
          sync_out=W(T bit,1);
    174
    175
    176 SFG( rnd write);
 5 177 PUT (byte out);
    178 PUT(sync_out);
    179 sync_out=W(T_bit,0);
    180
    181
10 182//----
    183
    184 AT (rst)ALLWAYS
    185 DO( rnd_reset)
15 186 GOTO (phase1);
    187
    188 AT (phase1)ALLWAYS //state << cond <<sfg <<sfg
                                                         <<
    state
    189 DO(rnd_read) //phase1<<allways<<rnd_read <<rnd_prb6<<
20 phase2
    190 DO(rnd_prbs6)
    191
        GOTO (phase2);
   192
   193 AT (phase2) ALLWAYS
25  194  DO rnd_write)
   195 GOTO(phase1);
   196
   197#ifdef I2C
   198 _slave.attach(_fsm, *state_phase2,_ck);
   199#endif
30
   200
   201 _fsm.setinfo(verbose);
```

```
ofstream F0("derand_trans0.dot");
        F0<< _fsm;
    203
    204 F0.close();
    205
 5 206
        transform TRANSF(_fsm);
    207 TRANSF.fsm_handshake1(_ck);
    208
    209 ofstream F("derand_trans.dot");
    210 F << _fsm;
10 211 F .close();
    212 _fsm.setinfo(silent);
    213
    214 FSMEXP(typeName());
    215}
15 216
      6.5 rx/detuple.h
20
    2 // COPYRIGHT
    3 // ======
    4 //
    5 // Copyright 1996 IMEC, Leuven, Belgium
25
    6 //
    7 // All rights reserved.
    8 //
    9 //----
30 10 // Module:
   11 //
            TUPLE
   12 //
```

```
13 // Purpose:
     14 //header detection + detuplelization @(#)detuple.h 1.2
     8/03/30
     15 //
  5 16 // Author:
     17 //
               Radim Cmar
     19
 10 20#infdef DETUPLE H
     21#define DETUPLE H
    22
    23#include "qlib.h"
    24#include "macros.h"
15 25#include "typedefine.h"
    26
    27 class detuple : public base{
    28 public:
    29
20
    30
        clk& ck;
    31
        PRT(symbol);
    32 PRT(symtype);
        PRT(byte);
    33
    34 PRT (syncro);
25
         ctlfsm_fsm;
    35
    36
    37
         int debug_mode;
    38
    39 public:
30
        enum {DEBUGMODE};
   40
        enum {QAM16, QPSK};
    41
    42
```

```
43
          detuple(char *name,
    44
               clk& clk,
    45
               PRT(symbol),
    46
               _PRT(symtype),
              _PRT(byte),
 5 47
    48
              _PRT(syncro)
    49
             ) ;
    50
         "detuple();
    51
10 52
         int setAttr(intAttr, doublev=0);
    53
         int run();
    54
         void define();
    55
         ctlfsm & fsm();
    56 };
15 57
    58#endif
       6.6 rx/detuple.cxx
20
     2 // COPYRIGHT
     3 //
           =======
     4 //
     5 // Copyright 1996 IMEC, Leuven, Belgium
25
     6 //
     7 // All rights reserved.
     8 //
30 ----
   10 // Module:
   11 //
             TUPLE
```

```
12 //
     13 // Purpose:
     14//header detection + detuplelization @(#)detuple.cxx1.3
     98/04/07
  5 15 //
     16 // Author:
     17 //
               Radim Cmar
 10
    19
     20
    21#include "detuple.h"
    22#include "trans.h"
    23
    24 detuple::detuple(char *name,clk& clk,
15
    25
                    _PRT(symbol),
    26
                    _PRT(symtype),
    27
                    _PRT(byte),
    28
                    _PRT(syncro)
20 29
                   ) : base(name),
    30
         _ck(clk),
         IS_SIG(symbol,T_4bit),
    31
         IS_SIG(symtype,T_bit),
    32
         IS_REG(byte,_ck, T_8bit),
    33
25
    34
         IS_REG(syncro,_ck, T_bit)
    35 {
    36
         IS_IP(symbol),
         IS_IP(symtype);
    38
         IS_OP(byte);
30
         IS_OP(syncro);
    39
    40
    41
         debug mode= 0;
```

```
42 }
     43
     44
     45 detuple::"detuple() {
 5 46 }
     47
     48
    49 int detuple::setAttr(intAttr,double v) {
    50
          switch(Attr) {
10
    51
          case DEBUGMODE:
    52
           debug_mode = (int)v; break;
    53
    54
         return 1;
    55 }
15
    56
    57
    58 static int QAM16_sync[] = \{0,0,5,5,0,0,5,5\};
    59
             static
                           int
                                     QPSK sync[
                                                                 {
    0,0,0,0,1,1,1,1,0,0,0,0,1,1,1,1,1};
20 60 static int QAM16_headlen= 8 ;
    61 static int QPSK_headlen= 16;
    62
    63
    64 int detuple:r:un() {
25
    65
         int i;
    66
    67
         static int tuplcnt= 0;
    68
         static int corrent= 0;
         static int sync = 0;
    69
30
         static dfix oldstype= 0;
    70
    71
         static dfix corrarr[16] ;
    72
         static dfix tuplarr[4] ;
```

```
73
     74
          int headlen;
          int symbcount;
     75
     76
          dfix tuple;
  5
    77
     78
                                        if((FBID(symbol).getSize()
     <1) | (FBID(symtype).getSize() <1))
     79
           return 0;
     80
10
    81
          dfix symb = FBID(symbol).get();
    82
          dfix stype = FBID(symtype).get();
    83
     84
          if(stype == QAM16){ //length of header depends on
                                  QAM16/QPSK constel
15
    85
            headlen= QAM16_headlen;
    86
            symbcount= 2;
    87
          else{
    88
    89
            headlen= QPSK headlen;
20
    90
            symbcount = 4;
    91
        }
    92
    93
         if( corrent== headlen) {
    94
25
    95
            int equal = 1;
                                                    // search for
    header
    96
           for(i = 0; i < headlen; i++) {
    97
              if(stype == QAM16)
    98
              equal = equal &( corrarr[i] ==QAM16_sync[headlen-
30
   1-i]);
    99
            else
```

```
100
                equal = equal &( corrarr[i] ==QPSK_sync[headlen-
     1-i]);
     101
          }
     102
 5 103
             if(equal) {
                                                         // header
     appeared
     104
               if(stype == QAM16) //flush tuplarr (evenif not
     105
    complete)
10 106
             tuple = tuplarr[0] + tuplarr[1]*16;
    107
           else
    108
    tuple=tuplarr[0]+tuplarr[1]*4+tuplarr[2]*16+tuplarr[3]*64;
    109
             FBID(byte) << (tuple);</pre>
15 110
             FBID(syncro) << (sync);
    111
    112
             sync = 1;
                                            // indicates start of
    frame
    113
             corrcnt= 1;
20 114
             tuplcnt= 0;
          }
    115
           else{
    116
                                        // normal processing
    117
             if(tuplcnt== symbcount) {
    118
              if (stype== QAM16)
25
   119
    120
            tuple = tuplarr[0] +tuplarr[1]*16;
    121
           else
    122
    tuple=tuplarr[0]+tuplarr[1]*4+tuplarr[2]*16+tuplarr[3]*64;
              FBID(byte) << (tuple);</pre>
30
   123
    124
              FBID(syncro) << (sync);</pre>
    125
```

```
126
              sync = 0;
              tuplcnt = 1;
    127
            }
    128
    129
            else
 5 130
              tuplcnt++;
    131
    132 }
    133 else
    134
          corrent++;
10
   135
    136
         for (i = symbcount-1; i > 0; i--)
    137
            tuplarr[i] =tuplarr[i-1] ;
         tuplarr[0] =corrarr[headlen-1]; //shift out the oldest
    138
    symbol
15 139
         for(i = headlen-1; i> 0 ;i--) // shift in new symbol
    140
    141
            corrarr[i] =corrarr[i-1];
         corrarr[0] =symb;
    142
    143
20 144 if( oldstype! = stype) { // QPSK/QAM16 change
    145
           corrent= 0;
    146
           tuplcnt= 0;
   147 }
         oldstype= stype;
25 149
   150 return 1;
   151}
   152
   153
   155
```

```
156 ctlfsm & detuple::fsm() {
    157
         return _fsm;
    158}
    159
 5 160 void detuple:d:efine() {
    161
         int i;
    162
    163
         int headlen qam = 8;
         int headlen qpsk= 16;
    164
10
    165
         int symbcount_qam = 2;
         int symbcount qpsk= 4;
    166
    167 #define max(a,b) ((a> b) ?a : b)
    168
    169
          dfix T_cnt(0,5,0,dfix: :ns);
                                              // symbol counter
15 upto 32
    170
         dfix T_symb(0,4,0,dfix: :ns);
                                            // symbol type 0..15
    171
         dfix T_tuple(0,8,0,dfix:n:s);
    172
    173 FSM( _fsm);
20
   174
         INITIAL(rst);
    175 STATE (phase1);
    176 STATE (phase2);
    177 STATE (phase3);
    178 STATE (phase4);
25 179
    180 SIGCK(qamtype, ck, T bit);
    181 SIGCK(old_qamtype, _ck, T_bit);
    182 SIGCK(symbol _reg,_ck, T_symb);
    183
30 184 SIGCK(iniphase, _ck, T_bit);
    185 SIGCK(correlated, _ck, T_bit);
    186 SIGCK(tuple_ready,_ck, T_bit);
```

```
187
    188 SIGCK(corrent, _ck, T_ent);
    189 SIGCK(tuplent, _ck, T_ent);
    190
 5 191 SIGCK(byte, _ck, T_tuple);
    192 SIGW(tuple qam, T tuple);
    193 SIGW(tuple_qpsk, T_tuple);
    194
    195
        sigarray
                              tuplarr("tarr", max(symbcount gam,
10
         symbcount_qpsk),
               & ck, T symb);
    196
         _sigarray
                                 corrarr("carr", max(headlen gam,
         headlen_qpsk),
               &_ck,T_symb);
15 197
              _sigarray ref("ref", max(headlen_qam,headlen
    _qpsk)T,_symb);
    198
                  _sigarray
                                 equal("equal", max(headlen qam,
    headlen qpsk),
                T_bit);
20
   199
    201
    202 SFG( tupler reset);
25 203
           setv(corrent,0);
    204
           setv(tuplcnt,0);
    205
           setv(old qamtype,1);
    206
           setv(syncro,0);
    207
30 208 SFG(tupler read);
    209
          GET (symbol);
    210
         GET(symtype);
```

```
211
            symbol reg=symbol;
     212
           qamtype = "symtype; |
     213
     214
  5 215 SFG( tupler test);
     216
                       iniphase=
                                     ((qamtype)
                                                   &
                                                        (corrent!=
     W(T_cnt,headlen qam)))
    217
                                         (("qamtype)
                                                       &(corrent!=
     W(T_cnt, headlen_qpsk)));
 10
    218
     219
    tuple_ready=(qamtype).cassign(tuplcnt==W(T_cnt,symbcount_qa
    m),
    220
15 tuplcnt==W(T_cnt,symbcount_qpsk));
    221
    222
    223 SFG( tupler _corr);
          for(i= 0; i < max(headlen_qam,headlen_qpsk);i++) {</pre>
    224
            int iqam = (headlen_qam-1-i< 0) ? 0 : headlen_qam-</pre>
20
    225
    1-i;
    226
           int iqpsk = headlen _qpsk-1-i;
    227
                                                  ref[i]
    (qamtype).cassign(W(T_symb,QAM16_sync[iqam] ) ,
25 228
                                      W(T_symb, QPSK_sync[iqpsk]
    ) ) ;
    229
            if(i == 0)
             equal[i] = (corrarr[i] ==ref[i] );
    230
    231
            else
30
             equal[i] = equal[i-1] & (corrarr[i] ==ref[i] ) ;
   232
    233
        }
         correlated=(qamtype).cassign(equal[headlen_qam-
    234
```

```
1], equal [headlen qpsk-1]);
     235
     236
     237
  5 238 SFG(tupler_compose);
             tuple_qam= (cast(T_tuple,tuplarr[0]) &W(T_tuple,15)
     239
     )
                       |((cast(T_tuple,tuplarr[1])W&(T_tuple,15))
     240
     <<W(T_cnt, 4));
 10
    241
            tuple_qpsk=(cast(T_tuple,tuplarr[0] & W(T_tuple,3))
    242
    243
                    ((cast(T_tuple,tuplarr[1])&
                                                    W(T_tuple,3))
    <<W(T cnt,2))
                       (cast(T_tuple,tuplarr[2])& W(T_tuple,3))
15 <<W(T_cnt,4))
                       (cast(T tuple,tuplarr[3])& W(T tuple,3))
    245
    <<W(T cnt, 6));
    246
           byte= (qamtype).cassign(tuple_qam,tuple_qpsk);
    247
20
    248
           tuplcnt= (correlated).cassign(W(T_cnt,0-1),
    249
                     (tuple_ready).cassign(W(T_cnt,1-1),
    250
    251
                     tuplcnt));
    252
25 253
           corrent= (correlated).cassign(W(T_cnt, 1-1),
    254
                      corrent);
    255
    256
    257 SFG(tupler out);
30
   258
        PUT(byte);
    259
        PUT (syncro);
    260
          syncro= correlated;
```

```
261
    262
    263 SFG(tupler shiftin);
            for(i = 1; i < max(symbcount_qam,symbcount qpsk)</pre>
    264
 5 ; i++)
    265
            tuplarr[i] =tuplarr[i-1] ;
    266
          tuplarr[0] = (qamtype).cassign(corrarr[headlen gam-
          1],corrarr[headlen qpsk-1]);
    267
10
    268
          for(i = max(headlen_qam, headlen_qpsk)-1;i> 0 ;i--)
    269
            corrarr[i] =corrarr[i-1];
    270
          corrarr[0] =symbol reg;
    271
    272
15 273
    274 SFG( tupler finish qam);
          corrcnt= (old_qamtype!= qamtype).cassign(W (T_cnt,0),
    275
    276
                                                  (corrent==
    (T_cnt, headlen qam)).cassign(corrcnt,
20 277
                   corrent+ W (T_cnt,1) ) ;
    278
          tuplcnt= (old_qamtype!= qamtype).cassign(W (T cnt,0),
    279
                    (correlated).cassign(W(T cnt,0),
    280
                                                  (corrent
                                                              ! = W
    (T_cnt, headlen qam)).cassign(tuplcnt,
25
   281
    (tuplcnt==W(T_cnt,symbcount_qam)).cassign(W(T_cnt,1),
    282
                   tuplcnt+ W (T cnt,1) ) ) ) ;
    283
          old_qamtype= qamtype;
    284
30 285 SFG( tupler_finish qpsk);
    286
          corrcnt= (old_qamtype!= qamtype).cassign(W (T_cnt,0),
```

```
287
                                      (corrent==W(T_ent, headlen
    qpsk)).cassign(corrent,
    288
                   corrent+ W (T_cnt,1) ) ;
          tuplcnt= (old_qamtype!= qamtype).cassign(W (T_cnt,0),
    289
 5 290
                   (correlated).cassign(W(T_cnt,0),
    291
                                                (corrent
                                                           ! = W
    (T_cnt, headlen_qpsk)).cassign(tuplcnt,
    292
    (tuplcnt==W(T_cnt,symbcount_qpsk)).cassign(W(T_cnt,1),
10
                   tuplcnt+ W (T_cnt,1) ) ) );
   293
          old qamtype= qamtype;
    294
    295
    296 //-----
15 297
    298 AT (rst)ALLWAYS
          DO(tupler reset)
    299
    300
          GOTO (phase1);
    301
20 302 AT (phase1) ALLWAYS
    303
         DO(tupler_read)
         DO( tupler test)
    304
    305
         DO( tupler_corr)
    306
          GOTO (phase2);
25
    307
    308 AT (phase2)ON (_cnd(iniphase) | | (!cnd(correlated)&&
        !_cnd(tuple ready)))
    309
          GOTO (phase4);
    310
30 311 AT (phase2)ON ( !_cnd(iniphase) && _cnd(correlated))
    312
         DO(tupler_compose)
    313
        GOTO (phase3);
```

```
314
    315 AT (phase2)ON ( !_cnd(imiphase) && _cnd(tuple_ready) &&
         !_cnd(correlated) )
    316
           DO(tupler_compose)
 5
    317
          GOTO (phase3);
    318
    319 AT (phase3) ALLWAYS
    320
          DO(tupler out)
    321
          GOTO (phase4);
10
    322
    323 AT (phase4) ON ( cnd(qamtype))
          DO(tupler_shiftin)
    325
          DO(tupler_finish_qam)
    326
          GOTO (phase1);
15
    327
    328 AT (phase4) ON (! cnd(qamtype))
    329
          DO(tupler shiftin)
    330
          DO(tupler_finish qpsk)
    331
          GOTO (phase1);
20
    332
         _fsm.setinfo(verbose);
    333
    334
         ofstream F0("detuple trans0.dot");
    335
         F0<< _fsm;
    336
         F0.close();
25
    337
    338
         transform TRANSF( fsm);
    339 TRANSF.fsm_handshake1(ck);
    340
         ofstream F("detuple_trans.dot");
   342 F << _fsm;
30
    343 F .close();
        _fsm.setinfo(silent);
```

```
345
    346 FSMEXP(typeName());
    347
    348}
   349
       6.7 rx/lmsff.h
     1
     2 // Author:Radim Cmar
10
     3 // Purpose:ADAPTIVE EQUALIZER(LMS) @(#)lmsff.h
                                                             1.4
    98/03/30
     4
     5#infdef LMS_H
     6#define LMS_H
15
     8#include "qlib.h"
     9#ifdef I2C
    10#include "i2c_master.h"
20 11#include "i2c_slave.h"
    12#endif
    13#include "macros.h"
    14#include "typedefine.h"
    15
25 16 class lmsff: public base{
    17
    18 public:
         clk & _ck;
    20#ifdef I2C
30 21
         i2c_slave _slave;
    22#endif
        PRT(constel mode);
```

```
24
         PRT(in_sample);
    25
         PRT(out_i);
    26
         PRT (out_q);
    27
         PRT (symtype);
          ctlfsm fsm;
 5
    28
    29
    30
          int constel _type; //QAM16or QPSK
          intSPS;
                       // samples per symbol
    31
    32
          intCPS;
                       // cycles per sample
10
    33
                       // forward taps
         intNF;
    34
         intSTEP;
                       // step adaptation constant
    35
         double p0,p1,p2,p3;
    36
         double ref;
    37
    38 public:
15
    39
              enum
                           SPS_PAR,
                                       FWLENGTH, STEP_PAR,
                                                              INIT,
    P0, P1, P2, P3, REF };
        enum { QAM16, QPSK };
    41
20
    42
         lmsff(char *name,
    43
                clk & clk,
    44
                _PRT(constel_mode),
    45
                _PRT(in_sample),
    46
                _PRT(out i),
25
                _PRT(out_q),
    47
    48
                _PRT(symtype)
    49
                ) ;
    50
    51
         int setAttr(int Attr, double v=0);
30
    52
         int run();
    53
         void define();
    54
         ctlfsm &fsm();
```

```
55#ifdef I2C
          i2c_slave &slave();
     57#endif
     58
          //untimed mode
  5 59
     60
          dfix decide(dfix constel, dfix est);
     61
          dfix coefi[111];
          dfix coefq [111] ;
     62
          dfix sample[111];
     63
 10 64
     65 };
     66
     67#endif
. 15
        6.8 rx/lmsff.cxx
      1
      2 // Author:Radim Cmar
      3 // Purpose:ADAPTIVE EQUALIZER(LMS) @(#)lmsff.cxx 1.18
 20 98/04/07
      5#include "lmsff.h"
      6#include <math.h>
      7#include "trans.h"
 25
      8
      9 lmsff::lmsff(char *name,
     10
                clk & clk,
     11
                _PRT(constel mode),
                _PRT(in_sample),
 30
    13
                _PRT(out_i),
     14
                _PRT (out_q),
     15
                _PRT(symtype)
```

```
16
                ) : base(name),
    17
           ck(clk),
    18#ifdef I2C
    19
           _slave(strapp(name, "_i2c_host")),
 5 20#endif
    21
           IS_SIG (constel_mode, T_bit),
           IS_SIG (in_sample, T_float),
    22
           IS REG (out i, ck, T float),
    23
           IS REG (out q, ck, T float),
    24
10
    25
           IS_REG
                    (symtype, _ck, T_bit)
    26 {
         IS IP(constel mode);
    27
         IS IP(in sample);
    28
         IS OP(out i);
    29
15
    30
         IS_OP(out_q);
         IS OP(symtype);
    31
    32
    33
        SPS = 4;
        STEP = 4;
    34
20
    35
        NF = 8;
    36
         ref= 3.0;
    37 }
    38
    39 int lmsff::setAttr(int Attr,double v) {
25
    40
        switch(Attr) {
    41
         case SPS_PAR : // parametrizable only for untimed
    model
    42
          SPS = (int) v;
    43
          break;
30
         case FWLENGTH :
    44
    45
          NF = (int) v;
    46
          break;
```

```
47
         case STEP PAR :
          STEP = (int) v;
    48
          break;
    49
    50
         case P0:
 5
    51
          p0 = v;
    52
          break;
         case P1:
    53
    54
          p1 = v;
          break;
    55
10
         case P2:
    56
    57
          p2 = v;
          break;
    58
    59
         case P3:
    60
          p3 = v;
15
    61
          break;
    62
         case REF:
    63
            ref= v;
    64
          break;
    65
         case INIT :
            cerr<< "***_INFO:_LMSFF_equalizer_reset\n";
20
    66
    67
            for(int i=0; i < NF; i++) {
    68
             sample[i] = dfix(0);
              coefi[i] = dfix(0);
    69
    70
              coefq[i] = dfix(0);
          }
25
    71
            int offs = (NF-4)/2;
    72
    73
            coefq[offs+ 0] = p0;
    74
            coefi[offs+ 1] = p1;
           coefq[offs+ 2] = p2;
    75
30
           coefi[offs+ 3] = p3;
    76
    77
          break;
    78
        }
```

```
79
        return 1;
    80 }
    81
 5
    83
    84 int lmsff::run() {
        int i;
    85
        dfix acci, accq, equali, equalq, esti, estq, erri, errq;
    86
10
    87
        if((FBID(in_sample).getSize()<SPS)||</pre>
    88
        (FBID(constel_mode).getSize()1<))
    89
          return 0;
    90
        dfix constel= FBID(constel_mode).getIndex(0);
15
   91
    92
        dfix step = 1.0/pow(2.0, STEP);
    93
    94
        // ---ff filtering---
       acci= 0;
    95
20
   96 accq= 0;
       for(i = 0; i < NF; i++) {
    97
          acci= acci + sample[i] * coefi[i] ;
    98
    99
          accq= accq + sample[i] * coefq[i] ;
    100}
25 101 equali= acci;
    102 equalq= accq;
    103
    104 // ---output----
    105 FBID(out i) <<(equali);</pre>
30
  106 FBID(out_q) << (equalq);</pre>
    107 FBID(symtype) << (constel);
    108
```

```
109 // ---slicing---
     110 esti= decide(constel, equali);
     111 estq= decide(constel, equalq);
     112
  5 113 // ---error evaluation---
     114 erri= esti - equali;
     115 errq= estq - equalq;
     116
    117 // ---coefficient adaptation---
    118 for (i = 0; i < NF; i++) {
          coefi[i] =coefi[i] + step* erri * sample[i] ;
    119
          coefq[i] =coefq[i] + step* errq * sample[i] ;
    120
    121}
    122
15 123 // ---reading in samples---
    124 for (i = NF-1; i >= SPS; i--)
          sample[i] =sample[i-SPS] ;
    126 for (i = SPS-1; i >= 0; i--)
          sample[i] =FBID(in_sample).get();
    127
20
    128
    129 return 1;
    130}
    131
    132 dfix lmsff::decide(dfix constel,dfix est) {
   133 double c = ref/3;
25
    134
         if( constel== QAM16) {
    135
           if(est > dfix(2*c))
    136
            return dfix(3*c);
           else if (est > dfix(0))
    137
30
   138
            return dfix (1*c);
    139
           elseif (est > dfix(-2*c))
    140
            return dfix (-1*c);
```

```
141
            else
     142
             return dfix (-3*c);
     143 } else{
     144
            if(est > dfix (0.))
            return dfix (3*c);
  5 145
     146
            else
     147
             return dfix (-3*c);
     148 }
     149}
 10 150
     152
     153 ctlfsm & lmsff::fsm() {
. 15 154 return_fsm;
     155}
     156
     157#ifdef I2C
     158i2c_slave &lmsff::slave() {
 20 159 return _slave;
     160}
     161#endif
     162
     163
 25 164#define CC(a) cast(accu _type,a)
     165 void
                  adder_tree(_sigarray & ops,int 1,
                                                         int h,
     _sig&res) {
     166 if (h-l+1 > 5) {
           cerr<< "lmsff_error:_maximum_5_operands suported\n";</pre>
 30
    168
           exit(1);
     169 }
     170 dfix& accu_type= res.Rep()->getVal();
```

```
switch(h-l+1) {
    171
    172
          case 0: res = C(res,0) ;break;
          case 1: res = CC(ops[1] );break;
    173
    174
          case 2: res = CC(ops[1] + ops[1+1]); break;
           case 3: res = CC(ops[l] + ops[l+1]) + CC(ops[l+2]
   175
    );break;
          case 4: res = CC(ops[1] + ops[1+1]) + CC(ops[1+2]
    176
                         +ops[1+3] ) ;break;
    177
            case 5: res = CC(ops[1] + ops[1+1]) + CC(CC
10
    (ops[1+2]
                         + ops[1+3] ) +CC(ops[1+4] ) ) ;break;
    178 }
    179}
    180
   181 void balance coefs2(int numcoefs, int numcycles, int*
15
    1, int* h) {
    182
         int i,j,k;
    183
    184
         int orig numcycles=numcycles;
20
   185
         if(numcoefs < numcycles)</pre>
    186
           numcycles= numcoefs;
    187
    188
         int paral = numcoefs/numcycles;
         int incs= numcoefs-( numcoefs/numcycles) *numcycles;
    189
25
   190
    191
         for (k = 1; k \le numcycles; k++)
    192
           l[k] = (k-1)*paral;
    193
    194
         for(i = 1; i <= incs; i++)
30
   195
           for(j = i+1; j \le numcycles; j++)
    196
             l[j]++;
    197
```

```
for (k = 1; k \le numcycles-1; k++)
           h[k] = 1[k+1]-1;
     199
     200
          h[numcycles] =numcoefs-1;
     201
          for(k = numcycles+1; k<= orig_numcycles;k++) {</pre>
  5 202
            1[k] = 0;
     203
    204
           h[k] = -1;
    205 }
    206
          if(1) {
10
    207
    208
          cout<< "lmsff info: filter balancing\n";</pre>
         for(k = 1; k <= orig _numcycles;k++)</pre>
    209
    210
           cout << 1[k] << ":" << h [k] << ";
    211 cout << endl;
15 212 }
    213}
    214
    215
    216 void lmsff::define() {
20
    217
    218
         if(NF < 6) {
          cerr<< "lmsff_error:_minimum_6_coefs_required\n";</pre>
    219
    220
          exit(1);
    221 }
25
    222
    223
         int i,k,p;
    224
         //SPS .... samples per symbolparameter
    225
          //CPS .... cycles per sample(every CPS-phase read
    226
30
   sample)
         //NCYC ... cycle budget in the loop
    227
         // F _max _delay...extra delay line positions due to
```

```
read sample within filtering
    229 \text{ SPS} = 4;
    230 \text{ CPS} = 2;
    231 int F max delay = 7;
 5 232 int NCYC = SPS*CPS;
    233
         //==distribute filtering operation slices into NCYC-2
    cycles=
    235
10 236 int l_f[i1100];
    237 int h f[i1100];
    238 int l_upd[100];
    239
         int h upd[100] ;
    240
        //budget is fixed : 8-2=6cycles
15 241
        //let's have 8 coefs
        //can be more elaborate(e.g. interleaved slicing)
         int start fil = 1 //for filtering to know to store
    244
    first time
         int end fil = 6; //for filtering to know to store to
20 245
    I equal
    246
    l_fil[1]=0;l_fil[2]=2;l_fil[3]=4;l_fil[4]=5;l_fil[5]=6;l_fil[6]=
    7;
25 247
   h_fil[1]=1;h_fil[2]=3;h_fil[3]=4;h_fil[4]=5;h_fil[5]=6;h_fil[6]=
    7;
    248
   l_upd[1]=0;l_upd[2]=2;l_upd[3]=4;l_upd[4]=5;l_upd[5]=6;l_upd[6]=
30
  7;
```

```
249
    h upd[1]=1;h upd[2]=3;h upd[3]=4;h upd[4]=5;h upd[5]=6;h upd[6]=
    7;
           //was example what input we need for parametrizable
    250
   filter
            definition
    251
    252
         balance coefs2(NF,6,1 fil,h fil);
         balance coefs2(NF,6,1 upd,h upd);
    253
    254
10
         // =====definition of signals======
    255
    256
    257 PORT_TYPE(in _sample,T(T_sample_lms));
    258 PORT TYPE(out i, T(T sample lms));
15 259 PORT TYPE(out q,T(T sample_lms));
    260
         dfix T step(0,5,0,dfix::ns) ;// shifts 0->
    261
    262
         sigarray Fi coef("Fi coef", NF, & ck, T(T Fcoef lms));
    263
20
         sigarray Fq coef("Fq coef",NF,& ck,T(T Fcoef lms));
    264
        _sigarray I_sample("I_sample",NF+F_max_delay,
    265
          & ck,T(T sample lms));
         sigarray Fi mult ("Fi mult", NF, T(T accu lms));
    266
         _sigarray Fq_mult ("Fq_mult", NF, T(T accu lms));
25
        _sig Fi_sum("Fi_sum",T (T_accu_lms));
    268
    269
         sig Fq sum("Fq sum",T (T accu lms));
    270
         _sigarray fm _i("fm_i",NF,T(T_accu_lms));
         sigarray fm q("fm q", NF , T(T accu lms));
    271
         sigarray fmult i("fmult i",NF,T(T Fcoef lms));
30
   273
         _sigarray fmult q("fmult q", NF, T(T Fcoef lms));
    274 SIGCK(I accu, ck, T(T accu lms));
    275 SIGCK(Q_accu, _ck, T(T_accu_lms));
```

```
276 SIGW(I equal, T(T accu lms));
    277 SIGW(Q_equal, T(T_accu_lms));
    278 SIGCK(I_error,_ck, T(T_accu_lms));
    279 SIGCK(Q_error, ck, T(T_accu lms));
 5 280 SIGW( I slice,T(T equal lms));
    281 SIGW(Q_slice, T(T_equal lms));
    282 SIGCK(step, _ck, T_step);
    283 SIGCK(constel, _ck, T_bit);
    284
10
   285#ifdef I2C
        slave.put(&step);
    287 for (i = 0; i < NF; i++)
    288
          _slave.put(&Fi_coef[i]);
        for(i = 0; i < NF; i++)
    289
15 290
          _slave.put(&Fq coef[i]);
    291#endif
    292
    293
    294 //----- definition of states-----
20
    295
    296
        cfsm= &_fsm;
                               // controller handle
    297
   298 int phi;
25
   299 state* loop_cycle[100] ;
   300
        state* rst cycle;
   301
   302 rst_cycle=new state; // define the state
   303 * rst_cycle <<"rst"; // name the state</pre>
30
   304 * cfsm<< deflt(*rst_cycle);// assign the state to the
                                     controller
```

```
306
         for (phi = 1; phi <= NCYC; phi++) {
    307
          loop_cycle[phi] =newstate;
         * loop_cycle[phi] <<strapp("cycle_",phi);
    308
         * cfsm<< *loop cycle[phi] ;
    309
    310 }
    311
    312//----- definition of sfg's-----
    313
10
   314
         sfg* _lms_filt[100];
    315
         sfg* _lms _update coefs[100];
    316
    317
    318 SFG( lms_read_allways);
15
    319
         GET(constel mode);
    320
          constel= constel mode;
    321
    322
    323 SFG( lms_initialize_coefs);
20
    324
          int offs= (NF-4)/2;
    325
          Fq_coef[offs+0] =W (T(T Fcoef lms),p0);
          Fq_coef[offs+1] =W (T(T_Fcoef_lms),0);
    326
    327
          Fq_coef[offs+2] =W (T(T_Fcoef lms),p2);
    328
          Fq_coef[offs+3] =W (T(T_Fcoef_lms),0);
25
    329
          Fi_coef[offs+0] =W (T(T_Fcoef_lms),0);
    330
    331
          Fi_coef[offs+1] =W (T(T Fcoef lms),p1);
    332
          Fi_coef[offs+2] =W (T(T_Fcoef_lms),0);
          Fi_coef[offs+3] =W (T(T_Fcoef_lms),p3);
    333
30
   334
    335
          for(i = 0; i < NF; i++) {
    336
            if((i < offs) && (i> offs+3)) {
```

```
Fi_coef[i] =W(T(T_Fcoef_lms),0);
    337
             Fq_coef[i] =W(T(T_Fcoef_lms),0);
    338
    339
           }
    340
   341
 5
    342
    343 SFG( lms reset);
          for(i = 0; i < NF+F_max_delay;i++) {</pre>
            I_sample[i] =W(T(T_sample_lms)0,);
    345
10
   346
    347
          setv(I_error,0);
          setv(Q_error,0);
    348
    349
          setv(step, STEP);
    350
15
   351
    352 //---- FILTER(1.cycle to 8.cycle) -----
         int delay = 0; int cnt= 0;
    353
    354
         int L,H;
20
    355
         //no filtering in 1st clockcycle
    356
         cnt++;if (cnt == CPS) { cnt= 0; delay++; }
    357
    358
    359
25
    360
         for (p = 1; p \le NCYC-2; p++) {
          REGISTER_SFG(lms_filt,p);
    361
           cnt++; if (cnt== CPS) {cnt = 0; delay++; }
    362
    363
           //--- filter feedforward
    364
30
           L = 1 \text{ fil}[p]; H= h \text{ fil}[p];
   365
    366 for (k = L; k \le H; k++)
```

```
367
    Fi mult[k] =cast(T(T_accu_lms),Fi_coef[k]I*_sample[k+delay])
             if(H >= 0) adder_tree(Fi_mult,L,H,Fi_sum);
    368
    369
    370
            for (k = L; k \le H; k++)
    371
    Fq mult[k] = cast(T(T_accu_lms), Fq_coef[k]*I_sample[k+delay])
    ;
10
    372
             if(H >= 0) adder tree(Fq mult, L, H, Fq sum);
    373
    374
            //---- sum I over start_ff-> end_ff
    375
    376
             if(p == start fil) {
              I_accu= Fi_sum;
15
    377
              Q_accu = Fq_sum;
    378
    379
            }
    380
            else if ((p > start fil)&&(p< end fil)){
    381
              I_accu= I_accu+ Fi sum;
20
    382
             Q_accu = Q accu+ Fq sum;
            }
    383
            else if (p == end_fil) {
    384
    385
             I_accu= I accu+ Fi sum;
             Q_accu = Q_accu+ Fq_sum;
    386
25
    387
             I_equal= I_accu+ Fi_sum;
    388
             Q_equal = Q accu+ Fq sum;
           }
    389
    390 }
           //end for
    391
   392
         //compensate for 1 clockcycle vacancy
    393
         cnt++;if (cnt == CPS) { cnt= 0; delay++; }
    394
```

```
395
    396 //---- UPDATE(1.cycle to 8.cycle) -----
                 int STEPSAFE = 4; // safety region for
    ----397
    downshifting
   398 for (p = 1; p \le NCYC-2; p++) {
         REGISTER SFG(lms update coefs,p);
    399
          cnt++; if (cnt== CPS) {cnt = 0; delay++; }
    400
    401
          L = l\_upd[p] ; H=h\_upd[p] ;
    402
          for (k=L; k<=H; k++)
10 403
             {
    404
    405
                                                       fm_i[k]
    =cast(T(T accu lms),I sample[k+delay]*I error);
    406
              vshr(fmult i[k] ,fm i[k],step,STEPSAFE);
15 407
              Fi_coef(k) =Fi_coef(k) + fmult_i(k) ;
    408
    409
    fm q[k] = cast(T(T accu lms), I sample[k+delay] *Q error);
    410
              vshr(fmult_q[k],fm_q[k],step,STEPSAFE);
              Fq coef(k) =Fq coef(k) +fmult q(k) ;
20 411
    412
             }
    413 }
    414
    415 SFG(lms_outready);
25
   416
         out_i=cast(T(T_sample_lms) ,I_equal);
    417
         out_q= cast(T(T sample lms) ,Q equal);
    418
         symtype= constel;
    419
   420
30 421 //-----SLICER-----SLICER-----
    -----
   422 SFG( lms slice and error);
```

.

```
double c = ref/3;
    423
    424
          I_equal=I_accu;
          Q_equal= Q_accu;
    425
    426
          I slice = (constel == W(T bit, 0) )c.assign(
 5 427
    428
                                                         (I equal>
    429
    C(I equal, +2*c)).cassign(C(I slice, +3*c),
    430
                                                         (I equal>
10 C(I equal, 0*c)).cassign(C(I_slice, +1*c),
                  (I equal> C(I equal, -2*c)).cassign(C(I slice, -
    431
    1*c),
                                                       C(I_slice,-
    432
    3*c))))
15 433
    434
                                                         (I_equal>
    C(I_equal, 0*c)).cassign(C(I_slice, +3*c),
    435
                                                       C(I slice, -
    3*c))
20 436
          ) ;
    437
          Q slice= (constel==W (T bit,0) )c.assign(
    438
    439
    440
                                                   (Q equal
25 C(Q_equal,+2*c)).cassign(C(Q_slice,+3*c),
    441
                          (Q equal
                                     > C(Q equal,0*c)).cassign(
    C(Q slice, +1*c),
    442
                (Q_equal > C(Q_equal,-2*c)).cassign(C(Q_slice,-
    1*c),
30
   443
                                                       C(Q slice, -
    3*c))))
    444
```

```
445
                         (Q_equal > C(Q_equal, 0*c)).cassign(
    C(Q_slice, +3*c),
    446
                                                    C(Q_slice, -
    3*c))
 5 447
          ) ;
    448
          I_error=cast(T(T_accu_lms) , I_slice)-I_equal;
    449
          Q_error=cast(T(T_accu_lms) , Q_slice)-Q_equal;
    450
    451
10 452
    453 //-----IO definition----
    454 SFG(lms in);
    455 GET(in sample);
          I_sample[0] =in_sample;
15
   456
    457
          for(i = NF+F_{max_delay-1}; i > 0; i--) {
    458
            I_sample[i] =I_sample[i-1];
    459
    460
20
   461 SFG(lms_out);
    462
        PUT (out i);
        PUT (out_q);
    463
    464
        PUT (symtype);
    465
25
   466
   467 //======define the fsmfor fixed 8 cycle timebudget
   =======
   468
        DEFAULTDO (lms read allways);
   470
        * rst_cycle ALLWAYS
   471
            DO(lms_reset)
   472
            DO(lms_initialize_coefs)
```

```
473
               << *loop cycle[1] ;
     474
          * loop_cycle[1]ALLWAYS
     475
     476
               DO(lms in)
               << *_lms_update_coefs[1]</pre>
    477
     478
               << *loop_cycle[2] ;
     479
     480
          * loop_cycle[2]ALLWAYS
     481
               << *_lms_filt[1]
              << *_lms_update_coefs[2]
10
    482
              << *loop_cycle[3] ;
     483
     484
     485
          * loop_cycle[3]ALLWAYS
    486
              DO(lms in)
15
    487
              << *_lms filt[2]
              << *_lms_update_coefs[3]
    488
              << *loop_cycle[4] ;
    489
    490
    491
          * loop cycle[4]ALLWAYS
20
    492
              << *_lms_filt[3]
              << *_lms_update_coefs[4]
    493
    494
              << *loop_cycle[5] ;
    495
    496
          * loop_cycle[5]ALLWAYS
25
    497
              DO(lms in)
    498
              << *_lms_filt[4]
              << *_lms_update_coefs[5]</pre>
    499
              << *loop_cycle[6] ;
    500
    501
30
    502
         * loop_cycle[6]ALLWAYS
    503
              << *_lms_filt[5]
    504
              << *_lms_update_coefs[6]</pre>
```

```
505
               << *loop_cycle[7] ;
     506
     507
          * loop_cycle[7]ALLWAYS
     508
              DO(lms in)
              << *_lms_filt[6] // filtering finished-> ready to
     509
     output
     510
              DO(lms_outready)
              << *loop_cycle[8] ;</pre>
     511
     512
 10
     513
          * loop_cycle[8]ALLWAYS
     514
              DO(lms_out)
     515
              DO(lms_slice_and_error)
     516
              << *loop_cycle[1] ;
     517
15 518
    519#ifdef I2C
          _slave.attach(_fsm, *loop_cycle[1],_ck);
    521#endif
    522
20
    523
          _fsm.setinfo(verbose);
          ofstream F0("lmsff_trans0.dot");
    524
    525
         F0 << _fsm;
    526
         F0 .close();
    527
          transform TRANSF(_fsm);
25
    528
    529
         TRANSF.fsm_handshake1(_ck);
    530
          ofstream F("lmsff_trans.dot");
    531
    532 F << _fsm;
30
    533 F .close();
    534
          _fsm.setinfo(silent);
    535
```

```
536 FSMEXP(typeName());
    537
    538}
    539
 5
       6.9 rx/macros.h
     1 // @(#) macros.h1.1 98/01/22
10
     3#infdef MACROS_H
     4#define MACROS_H
     5
     6 // #define max(a,b) (a> b) ?a : b
     8#include "glib.h"
15
    10 extern dfix T_bit;
    11 extern dfix T_2bit;
    12 extern dfix T_4bit;
20 13 extern dfix T_8bit;
    14 extern dfix T_float;
    15
    16 extern dfix T Cshift; // type for constant shifter
    17 extern dfix* overcast;
25 18 extern dfix ycast;
    19 extern strstream* gstr;
    20
    21
    22#define PRT(v)
                                 FB
                                         & __##v; _sigv
30 23#define PRT(v)
                                 FB
                                         & ##v
                                  __##v(_##v) ,v(#v,t)
    24#define IS_SIG(v,t)
    25#define IS_REG(v,c,t)
                                  __##v(_##v) ,v(#v,c,t)
```

```
26#define GET(v)
                                IN (v, __##v)
     27#define PUT(v)
                               OUT(v, ##v)
     28#define IS OP(v)
                                 __##v.asSink (this)
     29#define IS IP(v)
                                __##v.asSource(this)
    30#define FBID(v)
                                  ##v
    31
    32\#define C(y, x) W((y).Rep()->getVal(),x)
    33#define acast(y, x) cast((y).Rep()->getVal(), ##x)
    34
    35#define setv(y,x) y =W (y.Rep()->getVal(),x);
 10
    37#define REGISTER_SFG(s,i) _##s[i] =new sfg;
    38
                              _##s[i]->next= glbListOfSfg; \
    39
                               glbListOfSfg = _##s[i] ;
15
   40
                                                   * _##s[i]
    <<strapp(strapp(#s, " "), i); \
    41
                              _##s[i]->starts();
    42
                              csfg= ##s[i]
    43
20 44#define PORT_TYPE(v,t) v.Rep()->dupVal(t); \
    45
                           if (v.Rep()->isregister())v.Rep()-
    >dupRegVal(t)
    46
    47#define
                       DSIGW(s,n,w)
                                                        s[n]
25 =new_sig(strapp(strapp(#s,"_"),n),w)
    48
   49//---- constant right-shift(division) -----
   50//----
   51#define shr(y, x, b) \setminus
30
   52
                   overcast=
                                        dfix(0, x.Rep()-
                                new
   >getVal().TypeW()+b,x.Rep()-
```

```
>getVal().TypeL()+b) ; \
    53
         ycast.duplicate(y.Rep()->getVal()); \
    54
         y= cast (ycast, cast(*overcast,x) >> W(T_Cshift,b) );
    \
 5
    55
         delete overcast;
    56
    57//---- constant left-shift(multiplication) -----
10
    59#define shl(y, x, b) \setminus
         if(x.Rep()->getVal().isFix()) \
    60
    61
                        overcast=
                                    new
                                          dfix(0,x)
                                                      .Rep()-
    >getVal().TypeW()+b,x.Rep()-
           >getVal().TypeL( ) ) ; \
15
   62
         else\
    63
           overcast= new dfix(0); \
         ycast.duplicate(y.Rep()->getVal()); \
    64
    65
        y= cast (ycast, cast(*overcast,x) << W(T_Cshift,b) );</pre>
    \
20
    66
        delete overcast;
    67
    68//---- variable shifters with safety region-----
    69//----
25
   --
   70 //
   71 // description vshl(y,x,e,b) := :y = x << e (with 'b' as' a
   safety
         region)
30 72 //
   73#define vshl(y, x, e, b) \setminus
```

```
74
                      overcast=
                                             dfix(0,
                                     new
                                                          x.Rep()-
    >getVal().TypeW()+b,x.Rep()-
          >getVal().TypeL( ) ) ; \
    75
         y= acast (y, cast(*overcast,x) << e ) ; \
 5
    76
         delete overcast;
    77
    78#define vshr(y, x, e, b) \setminus
    79
          if(x.Rep()->getVal().isFix()) \
    80
                          overcast=
                                       new
                                              dfix(0,x)
                                                           .Rep()-
10 >getVal().TypeW()+b,x.Rep()-
             >getVal().TypeL()+b) ; \
    81
         else\
    82
           overcast= new dfix(0); \
         y= acast (y, cast(*overcast,x) >> e ) ; \
    83
15
    84
         delete overcast;
    85
    86
    87#endif
    88
20
       6.10
              rx/macros.cxx
     1#include "macros.h"
     2
25
     3 dfix T_bit(0,1,0,dfix::ns);
     4 dfix T_2bit(0,2,0,dfix::tc);
     5 dfix T_4bit(0,4,0,dfix::ns);
     6 dfix T_8bit(0,8,0,dfix::ns);
     7 dfix T_float(0);
30
     9 dfix T_Cshift(0,4,0,dfix:n:s);//type for constantshifter
    0..15
```

```
10 dfix* overcast;
     11 dfix ycast;
     12 strstream* gstr;
  5
        6.11
               rx/typedefine.cxx
      1#include "typedefine.h"
      3#include <fstream.h>
10
     5 typedefine glbTypes;
     7 typedefine::typedefine() {
          numt = 0;
15
     9 }
    10
    11 void typedefine::load(char *_name) {
    12
          ifstream IF(_name);
    13
20
    14
         if(IF.fail()) {
    15
    cerr<<"***_ERROR:_typedefine:_cannot_open_file_"<<_name<<"\
    n";
    16
           exit(0);
25
    17
        }
    18
         while(!IF.eof() && !IF.f a(i)1) {
    19
    20
          char buf[100] ;
    21
          IF >> buf;
30
   22
    23
           if(!strlen(buf))
    24
            continue;
```

```
25
            if(buf[0] == '/' && buf[1] == '/') {
     26
             int endoftype = 0;
     27
     28
             while (!endoftype) {
    29
           char c;
     30
           IF.get(c);
     31
            endoftype= (c == '\n');
     32
     33
             continue;
10
           } else {
    34
     35
             name[numt] = new char[strlen(buf) +1] ;
     36
             strcpy(name[numt] ,buf);
             int i;
    37
             for (i=0; i<numt; i++)</pre>
    38
15
    39
            if(!strcmp(name[i],buf)) {
    40
                                                             cerr<<
    "***_ERROR:_typedefine:_type_"<<buf<<"_defined_twice\n";
    41
              exit(0);
    42
           }
    43
20
                                                                int
    W,L,repr=dfix::tc,overflow=dfix:e:rr,truncate=dfix:f:l;
    44
    45
             IF >> buf;
             W = atoi(buf);
    46
25
    47
              if(W == 0) {
           cerr<<"***_ERROR:_typedefine:_bad_W_for_type_"
    48
            <<name[numt] "<<\n";
    49
           exit(0);
    50
            }
30
    51
    52
            int endcom = 0;
    53
```

```
54
             IF >> buf;
    55
             L = atoi(buf);
              if(buf[strlen(buf)-1] = = ';') {
    56
           endcom = 1;
    57
            buf[strlen(buf)-1] =0;
    58
             }
    59
             while (1) {
    60
            if (endcom)
    61
             break;
    62
10
    63
           IF >> buf;
    64
    65
            if(buf[strlen(buf)-1] = = ';') {
    66
    67
             endcom = 1;
15
    68
             buf[strlen(buf)-1] =0 ;
    69
           }
    70
    71
            if( !strcmp(buf, "ns"))
    72
             repr = dfix::ns;
20
    73
            else if (!strcmp(buf,"tc"))
    74
             repr = dfix::tc;
    75
            else if (!strcmp(buf,";"))
    76
             break;
    77
            else if (!endcom) {
25
    78
           cerr<< "*** ERROR: typedefine: "<<name[numt]"<<:</pre>
           _bad_repr_"<<buf<<"\n";
    79
              exit(0);
    80
           }
    81
30
    82
    83
            if (endcom)
    84
             break;
```

```
85
     86
           IF >> buf;
     87
     88
            if(buf[strlen(buf)-1] = = ';') {
    89
             endcom = 1;
    90
             buf[strlen(buf)-1] =0 ;
           }
    91
    92
            if( !strcmp(buf, "wp"))
    93
10
    94
             overflow = dfix::wp;
            elseif ( !strcmp(buf, "st"))
    95
    96
             overflow = dfix::st;
    97
            elseif ( !strcmp(buf, "er"))
    98
             overflow = dfix::err;
15
    99
            elseif (!strcmp(buf,";"))
    100
             break;
    101
            elseif ( !endcom) {
              cerr<<"***_ERROR:_typedefine:_"<<name[numt] "<<:</pre>
    102
              _bad_ovf_"<<buf<<"\n";
20
    103
              exit(0);
           }
    104
    105
    106
            if (endcom)
    107
             break;
25
    108
    109
           IF >> buf;
    110
            if(buf[strlen(buf)-1] = = ' ; ' ) {
    111
    112
             endcom = 1;
30
    113
             buf[strlen(buf)-1] = 0;
    114
          }
    115
```

```
if( !strcmp(buf, "rd"))
     116
             truncate = dfix::rd;
     117
     118
            elseif ( !strcmp(buf, "fl"))
     119
             truncate = dfix::fl;
            elseif ( !strcmp(buf,";"))
    120
     121
             break;
     122
            elseif (!endcom) {
     123
                                                            cerr<<
     "***_ERROR:_typedefine:_"<<name[numt]"<<:_bad_rnd "*
     *<<buf<<"\n";
10
    124
              exit(0);
    125
           }
    126
    127
            if (endcom)
15
   128
             break;
    129
    130
           int endoftype = 0;
    131
          while ( !endoftype) {
            char c;
    132
20
    133
            IF.get(c);
    134
            endoftype = (c== '\n ');
          }
    135
    136
          break;
             }
    137
25
   138
    types[numt].duplicate(dfix(0,W,L,repr,overflow,truncate));
    139
    140
            numt++;
    141
             if(numt >= MAXT) {
          cerr<< "***_ERROR:
30
   142
          _typedefine_has_too_much_types._increase_MAXT\n";
    143
           exit(0);
```

```
144
              }
     145
     146 }
     147}
  5 148
     149 void typedefine::list() {
     150
          int i;
     151
     152
          for(i=0; i<numt; i++) {</pre>
 10 153
             cout.width(20);
     154
             cout<< name[i] ;</pre>
     155
     156
            cout.width(5);
            cout<< types[i] .TypeW();</pre>
     157
15
    158
     159
            cout.width(5);
     160
            cout<< types[i] .TypeL();</pre>
    161
    162
            cout.width(4);
            if(types[i] .TypeSign() ==dfix::ns)
20
   163
    164
             cout << "ns";
    165
            else
    166
             cout << "tc";
    167
25
    168
            cout.width(4);
    169
            if(types[i] .TypeOverflow() ==dfix::wp)
    170
             cout << "wp";
            elseif (types[i] .TypeOverflow() ==dfix::st)
    171
    172
             cout << "st";
30
    173
            else
    174
             cout << "err";
    175
```

```
176
           cout.width(4);
    177
           if(types[i] .TypeRound() ==dfix::fl)
            cout << "fl";
    178
    179
           else
   180
            cout << "rd";
    181
           cout << "\n";
    182
    183 }
    184}
10
   185
    186 static dfix dummy(0);
    187
    188dfix &typedefine::find(char *_name) {
    189
         int i;
15
   190 if(!numt)
    191
        return dummy;
    192 for(i=0; i<numt; i++)
           if( !strcmp(name[i] ,_name))
    193
    194
            return types[i];
20
    195
            cerr<<"***_WARNING: typedefine:</pre>
            _type_"<<_name<<"_was_not found\n";
    196
         return dummy;
    197}
    198
   199 dfix &typedefine::find(char *_name, dfix& v) {
    200
        int i;
    201
        if(!numt)
    202
         return v;
    203 for(i=0; i<numt; i++)
30
   204
           if( !strcmp(name[i] , name))
    205
            return types[i];
    206
         cerr<< "***_WARNING:_typedefine:</pre>
```

```
_type_"<<_name<<" was not found\n";
    207 return v;
    208}
    209
 5
       6.12
              rx/typedefine.h
     1#infdef TYPEDEFINE_H
     2#define TYPEDEFINE H
10
     4#define MAXT 100
     6#include "glib.h"
     7
15
     8
     9 class typedefine{
    10
         char *name[100];
    11
         dfix types[MAXT] ;
    12
         int numt;
20
   13 public:
    14
         typedefine();
        void load(char *file);
    15
        void list();
    16
    17
        dfix &find(char *name);
25
         dfix &find(char *name, dfix& v);
    18
    19 };
    20
    21 extern typedefine glbTypes;
    22
30
   23#define LOADTYPES(a) glbTypes.load(#a) ;glbTypes.list()
    24#define T(a) glbTypes.find(#a)
    25#define TT(a,b) glbTypes.find(#a,b)
```

```
26
    27#endif
       Part C: Generated VHDL code of the QAM system
 5
       6.13
              vhdl/RX_TI.vhd
10
       --OCAPI - alpha release- generated Fri
    16:45:441998
     5 - System Link Cell for design RX TI
15
     7 library IEEE;
     8 use IEEE.std_logic_1164.all;
     9
20
   10 entity RX TI is
        port (
    11
    12
                          reset: in std logic;
                            clk: in std_logic;
    13
                       chan_out: in std_logic_vector(11 downto
    14
25 0);
    15
                   rx_diff_mode: in std_logic;
                rx_constel_mode: in std_logic;
    16
   17
                    rx_byte_out: out std_logic_vector(7 downto
   0);
30
   18
                   rx_sync_out: out std logic
   19
        ) ;
   20 end RX_TI;
```

```
21
    22 architecture structure of RX TI is
    23
    24
         component lmsff
    25
           port (
    26
                           reset: in std logic;
    27
                             clk: in std logic;
                          hlwack: in std logic;
    28
                    constel_mode: in std_logic;
    29
                        in sample: in std logic vector(11 downto
10
    30
    0);
                          hlwreq: out std_logic;
    31
    32
                            out i:out std logic vector(11 downto
    0);
15
   33
                           out_q: out std_logic_vector(11 downto
                              symtype: out std logic
    0);
         34
    35
          ) ;
         endcomponent;
    36
    37
20
    38
         component demap
    39
           port (
    40
                           reset: in std logic;
                             clk: in std logic;
    41
    42
                          h2wack: in std logic;
25
    43
                          h1rack:
                                   in std logic;
    44
                       diff_mode: in std_logic;
    45
                             i in: in std logic vector(11 downto
    0);
    46
                            q_in: in std_logic_vector(11 downto
30
                            0);
    47
                      symtype_in: in std logic;
    48
                          h2wreq: out std_logic;
```

```
49
                         hlrreq: out std logic;
                      symbol out: out std logic vector(3 downto
   50
   0);
                    symtype out: out std logic
   51
   52
          ) ;
 5
   53
         endcomponent;
    54
         component detuple
    55
   56
           port (
                          reset: in std logic;
   57
10
                          clk: in std logic;
    58
                         h3wack: in std logic;
    59
                         h2rack: in std logic;
    60
                          symbol: in std logic vector(3 downto
    61
15 0);
                        symtype: in std logic;
    62
                         h3wreq: out std logic;
    63
                         h2rreq: out std logic;
    64
                            byte: out std logic vector(7 downto
    65
20 0);
                         syncro: out std_logic
    66
          ) ;
    67
    68
         endcomponent;
    69
   70
         component derand
25
    71
           port (
    72
                          reset: in std logic;
                            clk: in std_logic;
    73
    74
                         h3rack: in std logic;
30 75
                          byte in: in std logic vector(7 downto
    0);
    76
                         syncro: in std logic;
```

```
h3rreq: out std_logic;
    77
                          byte_out:out std_logic_vector(7 downto
    78
    0);
    79
                        sync_out:out std_logic
   80
          ) ;
    81
         endcomponent;
    82
         signal
                                unused: std logic;
    83
    84
         signal
                               h1_ffshk: std logic;
10 85
          signal
                                   rx_lms_i: std logic vector(11
    downto 0);
    86
          signal
                                   rx_lms_q: std_logic_vector(11
    downto 0);
    87
         signal
                            rx_symtype : std logic;
15
         signal
                               h2_ffshk: std_logic;
    88
    89
         signal
                               h1_fbshk: std_logic;
          signal
    90
                                  rx_symbol : std logic vector(3
    downto 0);
    91
         signal
                          rx_symtype at:std logic;
20
   92
         signal
                               h3 ffshk: std_logic;
         signal
    93
                               h2_fbshk: std_logic;
    94
          signal
                                 rx_byte_rnd: std_logic vector(7
    downto 0);
    95
         signal
                              rx_syncro: std_logic;
25
         signal
    96
                               h3 fbshk: std logic;
    97
    98 begin
    99
         lmsff_proc:lmsff
    100
30
    101
            port map (
    102
                                                          reset=>
   reset,
```

```
clk=>
    103
    clk,
                                                          h1wack=>
    104
    h1_fbshk,
                                                   constel mode=>
 5 105
    rx_constel_mode,
                                                       in_sample=>
    106
    chan_out,
                                                          h1wreq=>
    107
10 h1_ffshk,
    108
                                                           out_i=>
    rx_lms,_i
                                                           out_q=>
    109
    rx_lms,_q
                                                         symtype=>
15
   110
    rx_symtype
    111
        ) ;
    112
         demap proc: demap
    113
            port map (
20
    114
                                                           reset=>
    115
    reset,
                                                             clk=>
    116
    clk,
                                                          h2wack=>
25
   117
    h2_fbshk,
                                                          h1rack=>
    118
    hl_ffshk,
                                                       diff_mode=>
    119
   rx_diff_mode,
30
    120
                                                            i_in=>
    rx_lms,_i
```

```
121
                                                            q_in=>
    rx_lms,_q
    122
                                                     symtype_in=>
    rx_symtype,
 5 123
                                                         h2wreq=>
    h2_ffshk,
    124
                                                         h1rreq=>
    h1_fbshk,
    125
                                                     symbol_out=>
10 rx_symbol,
    126
                                                    symtype out=>
    rx_symtype_at
    127
         ) ;
    128
        detuple_proc:detuple
15
   129
            port map (
    130
    131
                                                          reset=>
    reset,
    132
                                                            clk=>
20
   clk,
    133
                                                         h3wack=>
    h3_fbshk,
    134
                                                         h2rack=>
    h2_ffshk,
25 135
                                                         sýmbol=>
    rx_symbol,
    136
                                                        symtype=>
    rx_symtype_at,
    137
                                                         h3wreq=>
30 h3_ffshk,
    138
                                                         h2rreq=>
    h2_fbshk,
```

```
byte=>
    139
    rx_byte_rnd,
    140
                                                        syncro=>
    rx syncro
 5 141 );
    142
    143 derand proc:derand
    144
            port map (
    145
                                                         reset=>
10 reset,
    146
                                                           clk=>
    clk,
    147
                                                        h3rack=>
    h3_ffshk,
15 148
                                                       byte_in=>
    rx_byte_rnd,
    149
                                                        syncro=>
    rx_syncro,
    150
                                                        h3rreq=>
20 h3_fbshk,
    151
                                                      byte_out=>
    rx_byte_out,
    152
                                                      sync_out=>
    rx_sync_out
25 153
        ) ;
    154
    155 end structure;
              vhdl/derand_proc_ENT.vhd
       6.14
30
```

6.15

```
2 -- OCAPI - alpha release- generated Thu Jun 11 14:57:23
    1998
    3 -- -- includes sfg
    4 -- derandrstphase10
    5 -- derandphase1phase20
     6 -- derandphase1phase11
     7 -- derandphase2phase10
     8 -- derandinireg_derandrst0
10
    10
    11 library IEEE;
    12 use IEEE.std logic 1164.all;
    13 useIEEE.std_logic_arith.all;
15 14 library FXT PNT_LIB;
    15 use FXT PNT LIB.pck fixed point.all;
    16
    17 entity derand proc is
    18
         port (
           clk: in std logic;
20
    19
    20
           reset: in std logic;
           h3rack: in FX (0 downto 0);
    21
           syncro: in FX (0 downto 0);
    22
           byte in:in FX (7 downto 0);
    23
           h3rreq: out FX (0 downto 0);
    24
25
    25
           h3rackreg reg:outFX (0 downto 0);
    26
           byte_ouT_reg:outFX(7 downto 0);
           sync ouT reg:outFX(0 downto 0)
    27
    28
         ) ;
30
   29 end derand proc;
```

vhdl/derand proc RTL.vhd

```
2 -- OCAPI - alpha release- generated Thu Jun 11 14:57:23
    1998
     3 -- -- includes sfg
     4 -- derandrstphase10
     5 -- derandphase1phase20
     6 -- derandphase1phase11
10
     7 -- derandphase2phase10
     8 -- derandinireg derandrst0
    10
15
    11 library IEEE;
    12 use IEEE.std_logic 1164.all;
    13 useIEEE. std_logic arith.all;
    14 library FXT_PNT_LIB;
    15 use FXT_PNT_LIB.pck_fixed_point.all;
20
   16
    17 architecture RTL of derand proc is
    18
        -- State Declaration
    19
    20
         signal seed_at1: FX (15 downto 0);
25
    21
         signal seed : FX (15 downto 0);
    22
         signal shiftreg_at1:FX (15 downto 0);
    23
         signal shiftreg : FX (15downto 0);
    24
         signal bypass_at1: FX(0 downto 0);
         signal bypass : FX (0 downto 0);
    25
30
    26
         signal h3rackreg_at1:FX (0 downto 0);
         signal h3rackreg : FX(0 downto 0);
    27
    28
         signal byte_out_at1:FX(7 downto 0);
```

```
29
          signal byte_out: FX (7 downto0);
          signal sync out at1:FX(0 downto 0);
    30
          signal sync out: FX (0 downto0);
    31
          type STATE TYPE is (
    32
 5
    33
            rst,
    34
            phase1,
    35
            phase2,
            inireg derand);
    36
    37
          signal current_state,next_state:STATE_TYPE;
10
    38
    39
          begin
    40
    41
            h3rackreg reg<=h3rackreg at1;
    42
15
    43
            byte out reg<=byte_out_at1;
    44
    45
            sync out reg<=sync out at1;
    46
    47
           -- Register clocking
20
           SYNC : process (clk)
    48
    49
    50
             begin
    51
              if(clk'event and clk= '1' )then
    52
               -- state update
25
    53
               current state <= next state;
               -- tick all registers
    54
    55
               seed_at1<= seed;</pre>
               shiftreg_at1<= shiftreg;</pre>
    56
    57
               bypass at1<= bypass;</pre>
30
    58
               h3rackreg_at1<= h3rackreg;
    59
               byte out at1<=byte out;
    60
               sync_out_at1<=sync out;</pre>
```

```
61
             end if;
    62
           end process;
    63
    64
           -- SFG evaluation
 5
    65
           COMB : process (
              current_state,
    66
    67
              reset,
             h3rack,
    68
    69
             syncro,
10
    70
              seed_at1,
    71
              shiftreg at1,
    72
             bypass at1,
    73
              byte in,
    74
              h3rackreg_at1,
15
             byte_out_at1,
    75
    76
              sync out at1 )
    77
    78
             -- intermediate variables
    79
              variable shifts 0 : FX(15 downto 0);
20
    80
              variable xbits_0: FX (0 downto 0);
    81
              variable masks_0 :FX (7 downto 0);
             variable shifts 1 : FX(15 downto 0);
    82
    83
             variable xbits 1:FX (0 downto 0);
    84
             variable masks 1 :FX (7 downto 0);
25
    85
             variable shifts_2 : FX(15 downto 0);
             variable xbits_2:FX (0 downto 0);
    86
    87
             variable masks 2 :FX (7 downto 0);
    88
             variable shifts_3 : FX(15 downto 0);
    89
             variable xbits_3:FX (0 downto 0);
30
    90
             variable masks 3 :FX (7 downto 0);
    91
             variable shifts_4 : FX(15 downto 0);
    92
             variable xbits_4:FX (0 downto 0);
```

```
93
              variable masks 4 :FX (7 downto 0);
    94
              variable shifts 5 : FX(15 downto 0);
              variable xbits_5:FX (0 downto 0);
    95
    96
              variable masks 5 :FX (7 downto 0);
    97
              variable shifts_6 : FX(15 downto 0);
    98
              variable xbits 6:FX (0 downto 0);
    99
              variable masks 6:FX (7 downto 0);
    100
              variable shifts 7 : FX(15 downto 0);
    101
              variable xbits 7:FX (0 downto 0);
              variable masks_7 :FX (7 downto 0);
10
    102
    103
              variable shifts 8 : FX(15 downto 0);
    104
              variable masks_8 :FX (7 downto 0);
    105
              variable mask : FX(7 downto 0);
    106
15
    107
             begin
    108
    109
             -- update all registers and outputs
    110
             h3rreq <= CAST ("0. ");
    111
             seed <= seed at1;</pre>
20
              shiftreg<= shiftreg_at1;</pre>
    112
    113
             bypass <= bypass_at1;</pre>
    114
             h3rackreg <= h3rackreg at1;
    115
             byte_out<= byte_out_at1;</pre>
    116
             sync_out<= sync_out_at1;</pre>
25
    117
    118
    119
             -- default update state register
    120
              next state<=current state;</pre>
    121
30
   122
             case current state is
    123
    124
               when rst=>
```

and a control of the control of the

```
125
                byte out<= CAST("00000000. " );
    126
                seed <= CAST ("0000000001111111. " );</pre>
    127
                sync out<= CAST("0 . " ) ;</pre>
    128
                bypass <= CAST("0 . " );</pre>
 5 129
                130
    131
                h3rackreg<= h3rack;
    132
                h3rreq <= CAST("1 . " );
    133
                next state<= phase1;</pre>
10
   134
    135
    136
              when phase1=>
    137
    138
            if ((true) and( ToBool(h3rackreg_at1)))then
15
              shifts 0:= cassign(syncro=CAST("1. " ) ,
   139
    140
                 seed at1,
    141
                 shiftreg at1);
    142 masks_0 :=CAST ("00000000. " ) ;
    143 xbits 0:=
20
    (CAST(0,0,SHR(shifts 0,4)))xor(CAST(0,0,SHR(shifts_0,5)));
    144
    shifts 1:=((CAST(15,0,xbits 0)) and (CAST("000000000000001."
    )))
25
        or((SHL(shifts_0,1))and(CAST("0000000011111111. ")))
    145 masks_1 := (SHL(masks 0,1))or((CAST(7,0,xbits 0)) and
        (CAST("00000001. " ) ) ;
    146 xbits 1:=
30
    (CAST(0,0,SHR(shifts_1,4)))xor(CAST(0,0,SHR(shifts 1,5)));
```

```
147
    shifts 2:=((CAST(15,0,xbits_1)))and(CAST("000000000000001."
    )))
        or((SHL(shifts 1,1)) and (CAST("0000000011111111. "))))
 5
    148 masks_2 SHL(masks_1,1))or((CAST(7,0,xbits_1))and
         (CAST("00000001. " ) ) ;
    149
                                                      xbits 2:=
    (CAST(0,0,SHR(shifts_2,4)))xor(CAST(0,0,SHR(shifts 2,5)));
10
    shifts_3:=((CAST(15,0,xbits_2))and(CAST("000000000000001."
    )))
        or((SHL(shifts_2,1))and(CAST("0000000011111111. ")))
15 151 masks_3 SHL(masks_2,1))or((CAST(7,0,xbits_2))and
        (CAST("0000001. " ) ) ;
    152
                                                      xbits 3:=
    (CAST(0,0,SHR(shifts_3,4)))xor(CAST(0,0,SHR(shifts_3,5)));
    153
20
   shifts_4:=((CAST(15,0,xbits_3))and(CAST("000000000000001."
    )))
        or((SHL(shifts_3,1))and(CAST("0000000011111111. "))))
    ;
    154 masks_4 := SHL(masks_3,1))or((CAST(7,0,xbits_3))and
25
        (CAST("0000001. " ) ) ;
    155
                                                      xbits 4:=
    (CAST(0,0,SHR(shifts_4,4)))xor(CAST(0,0,SHR(shifts_4,5)));
    156
    shifts_5:=((CAST(15,0,xbits_4))and(CAST("000000000000001."
30
   )))
       or((SHL(shifts_4,1))and(CAST("0000000011111111. " ) ))
    ;
```

```
157 masks 5 := SHL(masks 4,1))or((CAST(7,0,xbits 4)) and
        (CAST("00000001. " ) );
    158
                                                       xbits 5:=
    (CAST(0,0,SHR(shifts 5,4)))xor(CAST(0,0,SHR(shifts 5,5)));
   159
    shifts 6:=((CAST(15,0,xbits_5))and(CAST("000000000000001."
    )))
        or((SHL(shifts 5,1)) and (CAST("0000000011111111. " ) ))
10 160 masks 6 := SHL(masks 5,1))or((CAST(7,0,xbits 5)) and
        (CAST("00000001. " ) ) ;
    161
                                                       xbits 6:=
    (CAST(0,0,SHR(shifts 6,4)))xor(CAST(0,0,SHR(shifts 6,5)));
15 shifts 7:=((CAST(15,0,xbits 6)) and (CAST("000000000000001."
    )))
        or((SHL(shifts 6,1)) and (CAST("0000000011111111. ")))
    163 masks_7 := SHL(masks_6,1))or((CAST(7,0,xbits_6))and
20
        (CAST("00000001. " ) ) ;
    164
                                                       xbits 7:=
    (CAST(0,0,SHR(shifts 7,4)))xor(CAST(0,0,SHR(shifts 7,5)));
    165
    shifts_8:=((CAST(15,0,xbits 7)) and (CAST("000000000000001."
25
   )))
        or((SHL(shifts 7,1))and(CAST("0000000011111111. ")))
    i
    166 masks_8 := SHL(masks 7,1))or((CAST(7,0,xbits 7)) and
        (CAST("00000001. " ) ) ;
30
   167
                  shiftreg<= shifts 8;
    168
                  mask := masks 8;
    169
                  byte_out<= cassign(bypass at1=CAST("1. " ) ,</pre>
```

```
170
                      byte in,
                       (byte_in)xor(mask));
    171
    172
                   sync_out <= CAST ("1. " ) ;
                   h3rackreg<= h3rack;
    173
 5
   174
                   h3rreq<= CAST("0 . " ) ;
    175
                   next state<= phase2;</pre>
                 end if;
    176
    177
    178
                 if (not (ToBool(h3rackreg_at1)))then
10
    179
                   h3rreq<= CAST("1 . " );
    180
                   h3rackreg<= h3rack;
    181
                   next_state<= phase1;</pre>
    182
                 end if;
    183
15
   184
    185
               when phase2=>
    186
    187
                 h3rackreg<= h3rack;
    188
                 sync_out<= CAST("0 . " );</pre>
20
   189
                 h3rreq <= CAST("1 . " ) ;
    190
                 next_state<= phase1;</pre>
    191
    192
    193
              when inireg_derand=>
25
    194
    195
                seed <= CAST ("0000000000000000.");</pre>
    196
                197
                bypass <= CAST("0 . " ) ;</pre>
    198
                byte_out<= CAST("00000000. " );</pre>
30
    199
                sync_out<= CAST("0 . " ) ;</pre>
    200
                next_state<= rst;</pre>
    201
```

```
202
    203
               when others=>
    204
                 next_state<= current_state;</pre>
    205
             end case;
   206
    207
              if(reset = '1')then
    208
               next_state<= inireg_derand;</pre>
               seed <= CAST ("0000000000000000.");</pre>
    209
               shiftreg <= CAST(" 000000000000000. " );</pre>
    210
               bypass <= CAST ("0. " ) ;
10 211
               h3rackreg<= CAST("0 . " );
    212
               byte_out<= CAST(" 00000000. " ) ;</pre>
    213
    214
               sync_out<= CAST("0 . " ) ;</pre>
             end if;
    215
15 216
    217
    218
          end process;
    219
    220
         end RTL;
20
       6.16
               vhdl/derand proc STD.vhd
     2 --OCAPI - alpha release- generatedThu Jun 11 14:57:23
25
    1998
     3 - includes sfg
     4 -- derandrstphase10
     5 -- derandphase1phase20
30
     6 -- derandphase1phase11
     7 -- derandphase2phase10
     8 -- derandinireg_derandrst0
```

```
10
    11 library IEEE;
 5 12 use IEEE.std_logic_1164.all;
    13 use IEEE.std logic.arith.all;
    14 library FXT_PNT_LIB;
    15 use FXT PNT LIB.pck fixed point.all;
    16
   17 entity derand is
    18
         port (
                               clk : in std logic;
    19
    20
                              reset: in std logic;
                            h3rack : in std logic;
    21
15 22
                             syncro: in std_logic;
    23
                                  byte_in: in std_logic_vector(7
    downto 0);
    24
                             h3rreq: out std logic;
    25
                          h3rackreg: out std_logic;
   26
20
                                 byte_out:out std_logic_vector(7
    downto 0);
    27
                           sync_out:out std_logic
    28
         ) ;
    29 end derand;
25
   30
    31 architecture structure of derand is
    32
         component derand_proc
    33
    34
           port (
30
    35
            clk : in std logic;
            reset: in std_logic;
    36
            h3rack : in FX (0 downto 0);
    37
```

```
38
              syncro : in FX (0 downto 0);
     39
             byte_in : in FX (7 downto 0);
     40
             h3rreq : out FX (0 downto 0);
     41
             h3rackreg reg:outFX (0 downto 0);
             byte_out reg:outFX(7 downto 0);
    42
             sync_out_reg:outFX(0 downto 0)
     43
     44
           ) ;
     45
          endcomponent;
     46
10
    47
          signal FX h3rack : FX( 0 downto 0);
     48
          signal FX_syncro : FX( 0 downto 0);
     49
          signal FX_byte_in : FX(7 downto 0);
     50
          signal FX_h3rreq : FX( 0 downto 0);
    51
          signal FX_h3rackreg :FX (0 downto 0);
          signal FX_byte_out :FX (7 downto 0);
15
    52
          signal FX_sync_out :FX (0 downto 0);
    53
    54
    55
          begin
    56
20
    57
            FX h3rack(0) <=h3rack;</pre>
    58
            FX_syncro(0) <=syncro;</pre>
    59
            FX_byte_in<= FX(SIGNED(byte in));</pre>
    60
            h3rreq<= FX h3rreq(0);
    61
            h3rackreg<= FX_h3rackreg(0);
25
    62
            byte_out<=CONV_STD LOGIC VECTOR
            (ToSigned(FX_byte_out), byte out'length);
    63
            sync_out<=FX_sync_out(0);</pre>
    64
    65
            derand: derand proc
30
    66
             port map (
    67
               clk
                     => clk,
    68
               reset => reset,
```

```
h3rack => FX h3rack,
    69
    70
              syncro => FX_syncro,
              byte_in=> FX_byte_in,
    71
              h3rreq => FX h3rreq,
    72
   73
              h3rackreg reg=> FX_h3rackreg,
 5
              byte_out_reg=>FX_byte_out,
    74
              sync out reg=>FX sync_out
    75
          ) ;
    76
    77
10
    78
    79
         end structure;
       6.17
              vhdl/derand_tb.vhd
15
     2 --OCAPI-alpha release-generated Fri Jun 12 16:45:45 1998
20
     5 -- TestBench for design derand
     7 library IEEE;
     8 use IEEE.std_logic_1164.all;
25
     9
    10 use IEEE.std_logic_textio.all;
    11 use std.textio.all;
    12
    13 library clock;
30
   14 use clock.clock.all;
   15
    16 entity derand tb is
```

```
17 end derand_tb;
   18
   19 architecture rtl of derand_tb is
   20
                                  reset : std logic;
5
  21
         signal
                                    clk : std logic;
         signal
   22
                                 h3rack : std_logic;
         signal
   23
                                   byte in : std_logic_vector(7
         signal
    24
   downto 0);
                                 syncro : std_logic;
         signal
   25
10
                                 h3rreq : std_logic;
         signal
    26
                              h3rackreg : std_logic;
         signal
    27
                                  byte out : std logic vector(7
         signal
    28
    downto 0);
                                sync_out: std_logic;
15 29
         signal
    30
         component derand
    31
           port (
    32
                               reset: in std_logic;
    33
                                 clk: in std_logic;
20
   34
                              h3rack: in std_logic;
    35
                                  byte in: in std_logic_vector(7
    36
    downto 0);
                              syncro: in std_logic;
    37
                              h3rreq: out std_logic;
25
    38
                                byte_out: out std_logic_vector(7
    39
    downto 0);
                            sync out: out std_logic
    40
    41
          ) ;
30
         end component;
    42
    43
    44
```

```
45 begin
     46
     47
          crystal(clk,50 ns);
    48
          derand_dut: derand
    49
    50
             port map (
    51
                                                            reset=>
    reset,
    52
                                                              clk=>
10
    clk,
    53
                                                          h3rack=>
    h3rack,
    54
                                                         byte_in=>
    byte_in,
15
    55
                                                          syncro=>
    syncro,
    56
                                                          h3rreq=>
    h3rreq,
    57
                                                        byte_out=>
20 byte_out,
    58
                                                        sync_out=>
    sync_out ) ;
    59
         ini:process
    60
           begin
25
    61
             reset<= '1' ;
    62
            wait until clk'event and clk = '1';
    63
             reset<= '0';
    64
            wait;
    65
         end process;
30
    66
    67
         input:process
           file stimuli: text is in "derand_tb.dat";
    68
```

```
69
            variable aline : line;
    70
    71
            file stimulo: text is out "derand_tb.sim_out";
    72
            variable oline : line;
    73
    74
            variable
                                v_h3rack: std logic;
    75
             variable
                                    v_byte_in: std logic vector(7
    downto 0);
    76
           variable
                                v_syncro: std logic;
10
   77
           variable
                                v_h3rreq: std_logic;
    78
             variable
                                  v byte_out: std_logic_vector(7
    downto 0);
    79
           variable
                              v_sync_out: std logic;
    80
           variable
                             v_h3rack_hx: std_logic;
15 81
             variable
                                v_byte_in_hx: std_logic_vector(7
    downto 0);
    82
           variable
                             v_syncro hx: std logic;
    83
           variable
                             v_h3rreq hx: std logic;
    84
             variable
                               v_byte_out_hx: std_logic_vector(7
20 downto 0);
    85
           variable
                           v_sync_out_hx: std logic;
    86
    87
           begin
    88
            wait until reset'event and reset = '0';
25
    89
            loop
    90
              if (not(endfile(stimuli)))then
    91
                readline(stimuli, aline);
    92
                read(aline,
                                                   v h3rack);
    93
                read(aline,
                                                  v_byte_in);
30
   94
                read(aline,
                                                   v syncro);
    95
              else
    96
                assert false
```

```
report "End of inputfile reached"
   97
                   severity warning;
   98
              end if;
   99
   100
              h3rack <= v_h3rack;
  101
              byte in<= v_byte_in;</pre>
   102
              syncro <= v_syncro;</pre>
   103
    104
              wait for 50 ns;
    105
10 106
              v h3rreq:= h3rreq;
    107
              v byte_out:=byte_out;
    108
              v_sync_out:=sync_out;
    109
    110
              v h3rack_hx:=v_h3rack;
15 111
              v_byte_in_hx:=v_byte;_in
    112
              v syncro hx:=v_syncro;
    113
              v h3rreq_hx:=v_h3rreq;
    114
              v_byte_out_hx:=v_byte_out;
    115
              v sync_out_hx:=v_sync_out;
20
    116
    117
              write(oline, v_h3rack_hx);
    118
              write(oline, ' ');
    119
               hwrite(oline, v_byte_in)_hx;
    120
               write(oline, ' ');
25
    121
               write(oline, v_syncro_hx);
    122
               write(oline, ' ');
    123
               write(oline, v_h3rreq_hx);
    124
               write(oline, ' ');
    125
               hwrite(oline, v_byte_out)_hx;
30
    126
               write(oline, ' ');
    127
               write(oline, v_sync_out)_hx;
     128
```

```
write(oline, '
   129
    130
    131
              writeline(stimulo, oline);
    132
 5 133
              wait until clk'event and clk = '1';
    134
            end loop;
    135
          end process;
    136
         end rtl;
    137
10
   138
   139 configuration tbc_rtl of derand_tb is
         for rtl
    140
          for all : derand
    141
           use entity work.derand(structure);
    142
15 143
          end for;
    144 end for;
   145 end tbc_rtl;
```